

MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply Voltage Range 1.8 V to 3.6 V
- Ultra-Low Power Consumption
 - Active Mode: 220 µA at 1 MHz, 2.2 V
 - Standby Mode: 0.5 μA
 - Off Mode (RAM Retention): 0.1 μA
- Five Power-Saving Modes
- Ultra-Fast Wake-Up From Standby Mode in Less Than 1 μs
- 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time
- Basic Clock Module Configurations:
 - Internal Frequencies up to 16 MHz With Four Calibrated Frequencies to ±1%
 - Internal Very Low-Power Low-Frequency Oscillator
 - 32-kHz Crystal
 - External Digital Clock Source
- 16-Bit Timer_A With Two Capture/Compare Registers
- On-Chip Comparator for Analog Signal Compare Function or Slope A/D (MSP430F20x1)
- 10-Bit 200-ksps A/D Converter With Internal Reference, Sample-and-Hold, and Autoscan (MSP430F20x2)
- 16-Bit Sigma-Delta A/D Converter With Differential PGA Inputs and Internal Reference (MSP430F20x3)
- Universal Serial Interface (USI) Supporting SPI and I2C (MSP430F20x2 and MSP430F20x3)
- Brownout Detector

- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- On-Chip Emulation Logic With Spy-Bi-Wire Interface
- Family Members:
 - MSP430F2001
 - 1KB + 256B Flash Memory
 - 128B RAM
 - MSP430F2011
 - 2KB + 256B Flash Memory
 - 128B RAM
 - MSP430F2002
 - 1KB + 256B Flash Memory
 - 128B RAM
 - MSP430F2012
 - 2KB + 256B Flash Memory
 - 128B RAM
 - MSP430F2003
 - 1KB + 256B Flash Memory
 - 128B RAM
 - MSP430F2013
 - 2KB + 256B Flash Memory
 - 128B RAM
- Available in 14-Pin Plastic Small-Outline Thin Package (TSSOP), 14-Pin Plastic Dual Inline Package (PDIP), and 16-Pin QFN
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

DESCRIPTION

The Texas Instruments MSP430 family of ultra-low-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430F20xx series is an ultra-low-power mixed signal microcontroller with a built-in 16-bit timer and ten I/O pins. In addition, the MSP430F20x1 has a versatile analog comparator. The MSP430F20x2 and MSP430F20x3 have built-in communication capability using synchronous protocols (SPI or I2C) and a 10-bit A/D converter (MSP430F20x2) or a 16-bit sigma-delta A/D converter (MSP430F20x3).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system. Stand alone RF sensor front end is another area of application.

Table 1. Available Options⁽¹⁾

т	PACKAGED DEVICES ⁽²⁾								
T _A	PLASTIC 14-PIN TSSOP (PW)	PLASTIC 14-PIN DIP (N)	PLASTIC 16-PIN QFN (RSA)						
-40°C to 85°C	MSP430F2001IPW MSP430F2011IPW MSP430F2002IPW MSP430F2012IPW MSP430F2003IPW MSP430F2013IPW	MSP430F2001IN MSP430F2011IN MSP430F2002IN MSP430F2012IN MSP430F2003IN MSP430F2013IN	MSP430F2001IRSA MSP430F2011IRSA MSP430F2002IRSA MSP430F2012IRSA MSP430F2003IRSA MSP430F2013IRSA						
-40°C to 105°C	MSP430F2001TPW MSP430F2011TPW MSP430F2002TPW MSP430F2012TPW MSP430F2003TPW MSP430F2013TPW	MSP430F2001TN MSP430F2011TN MSP430F2002TN MSP430F2012TN MSP430F2003TN MSP430F2013TN	MSP430F2001TRSA MSP430F2011TRSA MSP430F2002TRSA MSP430F2012TRSA MSP430F2003TRSA MSP430F2013TRSA						


⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Device Pinout, MSP430F20x1

See port schematics section for detailed I/O information.









Device Pinout, MSP430F20x2

See port schematics section for detailed I/O information.









Device Pinout, MSP430F20x3


See port schematics section for detailed I/O information.








Functional Block Diagram, MSP430F20x1



NOTE: See port schematics section for detailed I/O information.


Functional Block Diagram, MSP430F20x2



NOTE: See port schematics section for detailed I/O information.



Functional Block Diagram, MSP430F20x3



NOTE: See port schematics section for detailed I/O information.



Table 2. Terminal Functions, MSP430F20x1

TERMIN	AL			
	N	0.		DESCRIPTION
NAME	PW, N	RSA	I/O	
P1.0/TACLK/ACLK/CA0	2	1	I/O	General-purpose digital I/O pin Timer_A, clock signal TACLK input ACLK signal output Comparator_A+, CA0 input
P1.1/TA0/CA1	3	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCI0A input, compare: Out0 output Comparator_A+, CA1 input
P1.2/TA1/CA2	4	3	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare: Out1 output Comparator_A+, CA2 input
P1.3/CAOUT/CA3	5	4	I/O	General-purpose digital I/O pin Comparator_A+, output / CA3 input
P1.4/SMCLK/C4/TCK	6	5	I/O	General-purpose digital I/O pin SMCLK signal output Comparator_A+, CA4 input JTAG test clock, input terminal for device programming and test
P1.5/TA0/CA5/TMS	7	6	I/O	General-purpose digital I/O pin Timer_A, compare: Out0 output Comparator_A+, CA5 input JTAG test mode select, input terminal for device programming and test
P1.6/TA1/CA6/TDI/TCLK	8	7	I/O	General-purpose digital I/O pin Timer_A, compare: Out1 output Comparator_A+, CA6 input JTAG test data input or test clock input during programming and test
P1.7/CAOUT/CA7/TDO/TDI ⁽¹⁾	9	8	I/O	General-purpose digital I/O pin Comparator_A+, output / CA7 input JTAG test data output terminal or test data input during programming and test
XIN/P2.6/TA1	13	12	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin Timer_A, compare: Out1 output
XOUT/P2.7	12	11	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin ⁽²⁾
RST/NMI/SBWTDIO	10	9	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test
TEST/SBWTCK	11	10	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test
V _{CC}	1	16		Supply voltage
V _{SS}	14	14		Ground reference
NC	NA	13, 15		Not connected
QFN Pad	NA	Pad	NA	QFN package pad. Connection to VSS is recommended.

⁽¹⁾ TDO or TDI is selected via JTAG instruction.

⁽²⁾ If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



Table 3. Terminal Functions, MSP430F20x2

TER	MINAL			rminal Functions, MSP430F20X2		
ILIX		0.		DESCRIPTION		
NAME	PW, N	RSA	I/O	DESCRIPTION		
P1.0/TACLK/ACLK/A0	2	1	I/O	General-purpose digital I/O pin Timer_A, clock signal TACLK input ACLK signal output ADC10 analog input A0		
P1.1/TA0/A1	3	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCI0A input, compare: Out0 output ADC10 analog input A1		
P1.2/TA1/A2	4	3	I/O	General-purpose digital I/O pin Timer_A, capture: CCl1A input, compare: Out1 output ADC10 analog input A2		
P1.3/ADC10CLK/A3/ VREF-/VeREF-	5	4	I/O	General-purpose digital I/O pin ADC10 conversion clock output ADC10 analog input A3 Input for negative external reference voltage/negative internal reference voltage output		
P1.4/SMCLK/A4/VREF+/ VeREF+/TCK	6	5	I/O	General-purpose digital I/O pin SMCLK signal output ADC10 analog input A4 Input for positive external reference voltage/positive internal reference voltage output JTAG test clock, input terminal for device programming and test		
P1.5/TA0/A5/SCLK/TMS	7	6	I/O	General-purpose digital I/O pin Timer_A, compare: Out0 output ADC10 analog input A5 USI: external clock input in SPI or I2C mode; clock output in SPI mode JTAG test mode select, input terminal for device programming and test		
P1.6/TA1/A6/SDO/SCL/ TDI/TCLK	8	7	I/O	General-purpose digital I/O pin Timer_A, capture: CCl1B input, compare: Out1 output ADC10 analog input A6 USI: Data output in SPI mode; I2C clock in I2C mode JTAG test data input or test clock input during programming and test		
P1.7/A7/SDI/SDA/ TDO/TDI ⁽¹⁾	9	8	I/O	General-purpose digital I/O pin ADC10 analog input A7 USI: Data input in SPI mode; I2C data in I2C mode JTAG test data output terminal or test data input during programming and test		
XIN/P2.6/TA1	13	12	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin Timer_A, compare: Out1 output		
XOUT/P2.7	12	11	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin (2)		
RST/NMI/SBWTDIO	10	9	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test		
TEST/SBWTCK	11	10	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test		
V _{CC}	1	NA		Supply voltage		
V _{SS}	14	NA		Ground reference		
DV _{CC}	NA	16		Digital supply voltage		
AV _{CC}	NA	15		Analog supply voltage		
DV _{SS}	NA	14		Digital ground reference		
AV _{SS}	NA	13		Analog ground reference		
QFN Pad	NA	Pad	NA	QFN package pad. Connection to VSS is recommended.		

¹⁾ TDO or TDI is selected via JTAG instruction.

⁽²⁾ If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



Table 4. Terminal Functions, MSP430F20x3

TERMINAL							
	N	0.		DESCRIPTION			
NAME	PW, N	RSA	I/O	2200			
P1.0/TACLK/ACLK/A0+	2	1	I/O	General-purpose digital I/O pin Timer_A, clock signal TACLK input ACLK signal output SD16_A positive analog input A0			
P1.1/TA0/A0-/A4+	3	2	I/O	General-purpose digital I/O pin Timer_A, capture: CCI0A input, compare: Out0 output SD16_A negative analog input A0 SD16_A positive analog input A4			
P1.2/TA1/A1+/A4-	4	3	I/O	General-purpose digital I/O pin Timer_A, capture: CCI1A input, compare: Out1 output SD16_A positive analog input A1 SD16_A negative analog input A4			
P1.3/VREF/A1-	5	4	I/O	General-purpose digital I/O pin Input for an external reference voltage/internal reference voltage output (can be used as mid-voltage) SD16_A negative analog input A1			
P1.4/SMCLK/A2+/TCK	6	5	I/O	General-purpose digital I/O pin SMCLK signal output SD16_A positive analog input A2 JTAG test clock, input terminal for device programming and test			
P1.5/TA0/A2-/SCLK/TMS	7	6	I/O	General-purpose digital I/O pin Timer_A, compare: Out0 output SD16_A negative analog input A2 USI: external clock input in SPI or I2C mode; clock output in SPI mode JTAG test mode select, input terminal for device programming and test			
P1.6/TA1/A3+/SDO/SCL/ TDI/TCLK	8	7	I/O	General-purpose digital I/O pin Timer_A, capture: CC11B input, compare: Out1 output SD16_A positive analog input A3 USI: Data output in SPI mode; I2C clock in I2C mode JTAG test data input or test clock input during programming and test			
P1.7/A3-/SDI/SDA/ TDO/TDI ⁽¹⁾	9	8	I/O	General-purpose digital I/O pin SD16_A negative analog input A3 USI: Data input in SPI mode; I2C data in I2C mode JTAG test data output terminal or test data input during programming and test			
XIN/P2.6/TA1	13	12	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin Timer_A, compare: Out1 output			
XOUT/P2.7	12	11	I/O	Output terminal of crystal oscillator General-purpose digital I/O pin (2)			
RST/NMI/SBWTDIO	10	9	I	Reset or nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test			
TEST/SBWTCK	11	10	I	Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test			
V _{CC}	1	NA		Supply voltage			
V _{SS}	14	NA		Ground reference			
DV _{CC}	NA	16		Digital supply voltage			
AV _{CC}	NA	15		Analog supply voltage			
DV _{SS}	NA	14		Digital ground reference			
AV _{SS}	NA	13		Analog ground reference			
QFN Pad	NA	Pad	NA	QFN package pad. Connection to VSS is recommended.			

 ⁽¹⁾ TDO or TDI is selected via JTAG instruction.
 (2) If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 5 shows examples of the three types of instruction formats; Table 6 shows the address modes.




Table 5. Instruction Word Formats

INSTRUCTION FORMAT	EXAMPLE	OPERATION	
Dual operands, source-destination	ADD R4,R5	R4 + R5> R5	
Single operands, destination only	CALL R8	PC>(TOS), R8> PC	
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0	

Table 6. Address Mode Descriptions

ADDRESS MODE	S ⁽¹⁾	D ⁽¹⁾	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	✓	√	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	✓		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

(1) S = source, D = destination



Operating Modes

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active
 - MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active. MCLK is disabled
 - DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc-generator is disabled
 - Crystal oscillator is stopped



Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, flash is not programmed) the CPU goes into LPM4 immediately after power-up.

Table 7. Interrupt Sources

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV See ⁽²⁾	Reset	OFFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	30
			0FFFAh	29
			0FFF8h	28
Comparator_A+ (MSP430F20x1)	CAIFG ⁽⁴⁾	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer_A2	TACCR0 CCIFG ⁽⁴⁾	maskable	0FFF2h	25
Timer_A2	TACCR1 CCIFG.TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF0h	24
			0FFEEh	23
			0FFECh	22
ADC10 (MSP430F20x2)	ADC10IFG ⁽⁴⁾	maskable	0FFEAh	21
SD16_A (MSP430F20x3)	SD16CCTL0 SD16OVIFG, SD16CCTL0 SD16IFG ⁽²⁾⁽⁴⁾	maskable		
USI (MSP430F20x2, MSP430F20x3)	USIIFG, USISTTIFG(2)(4)	maskable	0FFE8h	20
I/O Port P2 (two flags)	P2IFG.6 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See (5)			0FFDEh to 0FFC0h	15 to 0, lowest

⁽¹⁾ A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

⁽²⁾ Multiple source flags

^{(3) (}non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

⁽⁴⁾ Interrupt flags are located in the module.

⁽⁵⁾ The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Address

0



Special Function Registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend rw: Bit can be read and written.

7

rw-0,1: Bit can be read and written. It is reset or set by PUC. rw-(0,1): Bit can be read and written. It is reset or set by POR.

5

SFR bit is not present in device.

6

Table 8. Interrupt Enable Register 1 and 2

2

00h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0
WDTIE	Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.							
OFIE	Oscillator	Oscillator fault interrupt enable						
NMIIE	(Non)ma	skable interrupt	enable					
ACCVIE	Flash acc	cess violation int	terrupt enable					
Address	7	6	5	4	3	2	1	0
01h								

Table 9. Interrupt Flag Register 1 and 2

Address	7	6	5	4	3	2	1	0	
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG	
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)	
WINDOWS OF THE STATE OF THE STA									

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-on or a reset condition at the RST/NMI pin in reset mode.

OFIFG Flag set on oscillator fault.

PORIFG Power-On Reset interrupt flag. Set on V_{CC} power-up.

RSTIFG External reset interrupt flag. Set on a reset condition at \overline{RST} /NMI pin in reset mode. Reset on V_{CC} power-up.

NMIIFG Set via RST/NMI pin

Address	7	6	5	4	3	2	1	0
03h								



Memory Organization

Table 10. Memory Organization

		MSP430F200x	MSP430F201x
Memory Main: interrupt vector Main: code memory	Size Flash Flash	0FFFFh-0FFC0h	2KB Flash 0FFFFh-0FFC0h 0FFFFh-0F800h
Information memory	Size Flash		256 Byte 010FFh - 01000h
RAM	Size	128 Byte 027Fh - 0200h	128 Byte 027Fh - 0200h
Peripherals	16-bit 8-bit 8-bit SFR		01FFh - 0100h 0FFh - 010h 0Fh - 00h

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It
 can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is
 required.



Peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the MSP430F2xx Family User's Guide.

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally-controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- · Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

Table 11. DCO Calibration Data (Provided From Factory in Flash Information Memory Segment A)

DCO FREQUENCY	CALIBRATION REGISTER	SIZE	ADDRESS
1 MHz	CALBC1_1MHZ	byte	010FFh
I IVIDZ	CALDCO_1MHZ	byte	010FEh
8 MHz	CALBC1_8MHZ	byte	010FDh
O IVITZ	CALDCO_8MHZ	byte	010FCh
12 MHz	CALBC1_12MHZ	byte	010FBh
12 IVIDZ	CALDCO_12MHZ	byte	010FAh
16 MHz	CALBC1_16MHZ	byte	010F9h
10 MHZ	CALDCO_16MHZ	byte	010F8h

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There is one 8-bit I/O port implemented—port P1—and two bits of I/O port P2:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and the two bits of port P2.
- Read and write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup or pulldown resistor.

Watchdog Timer (WDT+)

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



Timer_A2


Timer_A2 is a 16-bit timer/counter with two capture/compare registers. Timer_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 12. Timer_A2 Signal Connections (MSP430F20x1)

INPUT PIN	NUMBER	DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT P	IN NUMBER
PW, N	RSA	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW, N	RSA
2 - P1.0	1 - P1.0	TACLK	TACLK				
		ACLK	ACLK	Timor			
		SMCLK	SMCLK	Timer	NA		
2 - P1.0	1 - P1.0	TACLK	INCLK				
3 - P1.1	2 - P1.1	TA0	CCI0A		TAO	3 - P1.1	2 - P1.1
		ACLK (internal)	CCI0B	CCR0		7 - P1.5	6 - P1.5
		V _{SS}	GND	CCRU	TAU		
		V _{CC}	V _{CC}				
4 - P1.2	3 - P1.2	TA1	CCI1A			4 - P1.2	3 - P1.2
		CAOUT (internal)	CCI1B	CCR1	TA1	8 - P1.6	7 - P1.6
		V _{SS}	GND			13 - P2.6	12 - P2.6
		V _{CC}	V _{CC}				

Table 13. Timer_A2 Signal Connections (MSP430F20x2, MSP430F20x3)

INPUT PIN	N NUMBER	DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT PI	N NUMBER
PW, N	RSA	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	PW, N	RSA
2 - P1.0	1 - P1.0	TACLK	TACLK	Timer	NA		
		ACLK	ACLK				
		SMCLK	SMCLK				
2 - P1.0	1 - P1.0	TACLK	INCLK				
3 - P1.1	2 - P1.1	TA0	CCI0A	CCR0	TA0	3 - P1.1	2 - P1.1
7 - P1.5	6 - P1.5	ACLK (internal)	CCI0B			7 - P1.5	6 - P1.5
		V _{SS}	GND				
		V _{CC}	V _{CC}				
4 - P1.2	3 - P1.2	TA1	CCI1A	CCR1	TA1	4 - P1.2	3 - P1.2
8 - P1.6	7 - P1.6	TA1	CCI1B			8 - P1.6	7 - P1.6
		V _{SS}	GND			13 - P2.6	12 - P2.6
-		V _{CC}	V _{CC}				



TEXAS INSTRUMENTS

www.ti.com

Comparator A+ (MSP430F20x1)

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

USI (MSP430F20x2 and MSP430F20x3)

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

ADC10 (MSP430F20x2)

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

SD16 A (MSP430F20x3)

The SD16_A module supports 16-bit analog-to-digital conversions. The module implements a 16-bit sigma-delta core and reference generator. In addition to external analog inputs, internal V_{CC} sense and temperature sensors are also available.



Peripheral File Map

Table 14. Peripherals With Word Access

ADC10 (MSP430F20x2)	ADC control 0 ADC control 1 ADC memory ADC data transfer start address	ADC10CTL0 ADC10CTL1 ADC10MEM ADC10SA	01B0h 01B2h 01B4h 01BCh
SD16_A (MSP430F20x3)	General Control Channel 0 Control Interrupt vector word register Channel 0 conversion memory	SD16CTL SD16CCTL0 SD16IV SD16MEM0	0100h 0102h 0110h 0112h
Timer_A	Capture/compare register Capture/compare register Timer_A register Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR1 TACCR0 TAR TACCTL1 TACCTL0 TACTL TAIV	0174h 0172h 0170h 0164h 0162h 0160h 012Eh
Flash Memory	Flash control 3 Flash control 2 Flash control 1	FCTL3 FCTL2 FCTL1	012Ch 012Ah 0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h

Table 15. Peripherals With Byte Access

ADC10 (MSP430F20x2)	Analog enable ADC data transfer control register 1 ADC data transfer control register 0	ADC10AE ADC10DTC1 ADC10DTC0	04Ah 049h 048h
SD16_A (MSP430F20x3)	Channel 0 Input Control Analog Enable	SD16INCTL0 SD16AE	0B0h 0B7h
USI (MSP430F20x2 and MSP430F20x3)	USI control 0 USI control 1 USI clock control USI bit counter USI shift register	USICTL0 USICTL1 USICKCTL USICNT USISR	078h 079h 07Ah 07Bh 07Ch
Comparator_A+ (MSP430F20x1)	Comparator_A+ port disable Comparator_A+ control 2 Comparator_A+ control 1	CAPD CACTL2 CACTL1	05Bh 05Ah 059h
Basic Clock System+	Basic clock system control 3 Basic clock system control 2 Basic clock system control 1 DCO clock frequency control	BCSCTL3 BCSCTL2 BCSCTL1 DCOCTL	053h 058h 057h 056h
Port P2	Port P2 resistor enable Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2REN P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Fh 02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h
Port P1	Port P1 resistor enable Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1REN P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	027h 026h 025h 024h 023h 022h 021h 020h
Special Function	SFR interrupt flag 2 SFR interrupt flag 1 SFR interrupt enable 2 SFR interrupt enable 1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h



Absolute Maximum Ratings(1)

	Voltage applied at V _{CC} to V _{SS}		-0.3 V to 4.1 V
	Voltage applied to any pin (2)		-0.3 V to V_{CC} + 0.3 V
	Diode current at any device terminal		±2 mA
_	Ctorono torono antico (3)	Unprogrammed device	-55°C to 150°C
I stg	Storage temperature (3)	Programmed device	-55°C to 150°C


- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions

Typical values are specified at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

			MIN	NOM	MAX	UNIT
.,	Committee	During program execution	1.8		3.6	
vcc	V _{CC} Supply voltage V _{SS} Supply voltage T _A Operating free-air temperature I	During flash program/erase	2.2		3.6	V
V _{SS}	Supply voltage			0		V
T _A O	Operating free-air temperature	I version	-40		85	°C
		T version	-40		105	C
		V _{CC} = 1.8 V, Duty cycle = 50% ± 10%	dc		6	
	Processor frequency (maximum MCLK frequency) (1) (2)	V _{CC} = 2.7 V, Duty cycle = 50% ± 10%	dc		12	MHz
		V _{CC} ≥ 3.3 V, Duty cycle = 50% ± 10%	dc		16	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Safe Operating Area



Electrical Characteristics

Active Mode Supply Current Into V_{CC} Excluding External Current

	PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN TYP	MAX	UNIT
I _{AM,1MHz}	Active mode (AM) current (1 MHz)	$\begin{split} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 1 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ Program executes in flash, \\ BCSCTL1 &= CALBC1_1MHZ, \\ DCOCTL &= CALDCO_1MHZ, \\ CPUOFF &= 0, SCG0 &= 0, \\ SCG1 &= 0, OSCOFF &= 0 \end{split}$		2.2 V 3 V	300	270 370	μA
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$		2.2 V	190		
I _{AM,1MHz}	Active mode (AM) current (1 MHz)	f _{ACLK} = 32768 Hz, Program executes in RAM, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V	260		μA
		$f_{MCLK} = f_{SMCLK} = f_{ACLK} = 32768 \text{ Hz/8}$	-40°C to 85°C	2.2 V	1.2	3	
		= 4096 Hz, f _{DCO} = 0 Hz,	105°C	2.2 V		6	μA
1	Active mode (AM)	Program executes in flash,	-40°C to 85°C	3 V	1.6	4	
I _{AM,4kHz}	current (4 kHz)	SELMx = 11, SELS = 1, DIVMx = DIVSx = DIVAx = 11, CPUOFF = 0, SCG0 = 1, SCG1 = 0, OSCOFF = 0	105°C	3 V		7	μπ
		$f_{MCLK} = f_{SMCLK} = f_{DCO(0, 0)} \approx 100 \text{ kHz},$	-40°C to 85°C	2.2 V	37	50	
	Active mode (AM)	f _{ACLK} = 0 Hz, Program executes in flash,	105°C	2.2 V		60	•
$I_{AM,100kHz}$	current (100 kHz)	RSELx = 0 , DCOx = 0 ,	-40°C to 85°C	3 V	40	55	μΑ
		CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 1	105°C	3 V		65	•

 ⁽¹⁾ All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 (2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.



Typical Characteristics - Active Mode Supply Current (Into V_{cc})

ACTIVE MODE CURRENT vs V_{CC} $(T_A = 25^{\circ}C)$ 5.0 f_{DCO} = 16 MHz 4.0 Active Mode Current - mA 3.0 $f_{DCO} = 12 \text{ MHz}$ 2.0 f_{DCO} = 8 MHz 1.0 $f_{DCO} = 1 MHz$ 0.0 1.5 2.0 2.5 3.0 3.5 4.0 V_{CC} - Supply Voltage - V




Figure 2.



Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current

P	ARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN TY	MAX	UNIT
		f _{MCLK} = 0 MHz,		2.2 V	6	5 80	
I _{LPM0,1MHz}	Low-power mode 0 (LPM0) current ⁽³⁾	$\begin{array}{l} f_{SMCLK} = f_{DCO} = 1 \text{ MHz,} \\ f_{ACLK} = 32,768 \text{ Hz,} \\ BCSCTL1 = CALBC1_1MHZ, \\ DCOCTL = CALDCO_1MHZ, \\ CPUOFF = 1, SCG0 = 0, \\ SCG1 = 0, OSCOFF = 0 \end{array}$		3 V	8	5 100	μΑ
		f _{MCLK} = 0 MHz,		2.2 V	3	7 48	
I _{LPM0,100kHz}	Low-power mode 0 (LPM0) current ⁽³⁾	$\begin{split} &f_{\text{SMCLK}} = f_{\text{DCO}(0,\ 0)} \approx 100\ \text{kHz}, \\ &f_{\text{ACLK}} = 0\ \text{Hz}, \\ &\text{RSELx} = 0,\ \text{DCOx} = 0, \\ &\text{CPUOFF} = 1,\ \text{SCG0} = 0, \\ &\text{SCG1} = 0,\ \text{OSCOFF} = 1 \end{split}$		3 V	4	1 52	μΑ
		$f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, f_{DCO} = 1$	-40°C to 85°C	2.2 V	2	2 29	
		MHz, $f_{ACLK} = 32,768 \text{ Hz},$	105°C	Z.Z V		31	
I _{LPM2}	Low-power mode 2 (LPM2) current ⁽⁴⁾	BCSCTL1 = CALBC1_1MHZ,	-40°C to 85°C		2	5 32	μΑ
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(El MZ) barront	DCOCTL = CALDCO_1MHZ, CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0	105°C	3 V		34	
			-40°C		0.	7 1.2	
			25°C	2.2 V	0.	7 1	μΑ
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ $f_{ACLK} = 32,768 \text{ Hz},$	85°C	Z.Z V	1.4	4 2.3	
	Low-power mode 3		105°C		;	3 6	
I _{LPM3,LFXT1}	(LPM3) current ⁽³⁾	CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0	-40°C	3 V	0.5	9 1.2	
		SCG1 = 1, OSCOFF = 0	25°C		0.	9 1.2	
			85°C	3 V	1.	5 2.8	
			105°C		;	3 7	
			-40°C		0	4 0.7	
			25°C	221/	0.	5 0.7	
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	85°C	2.2 V		1 1.6	
	Low-power mode 3	f _{ACLK} from internal LF oscillator	105°C		:	2 5	
I _{LPM3,VLO}	(LPM3) current ⁽⁴⁾	(VLO), CPUOFF = 1, SCG0 = 1,	-40°C		0.	5 0.9	μA
		SCG1 = 1, OSCOFF = 0	25°C	2.//	0.	6 0.9	
			85°C	3 V	1.3	3 1.8	
			105°C	1	2.	5 6	
		f _f _f OMUL	-40°C		0.	1 0.5	
	Low-power mode 4	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ $f_{ACLK} = 0 \text{ Hz},$	25°C	001/01/	0.	1 0.5	
I _{LPM4}	(LPM4) current ⁽⁵⁾	CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V, 3 V	0.	3 1.5	μA
			105°C	1		2 4	1

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. Current for brownout and WDT clocked by SMCLK included. Current for brownout and WDT clocked by ACLK included.

Current for brownout included.



Schmitt-Trigger Inputs (Ports P1 and P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
				0.45 V _{CC}		0.75 V _{CC}	
$V_{\text{IT+}}$	Positive-going input threshold voltage		2.2 V	1.00		1.65	V
V _{IT} . N			3 V	1.35		2.25	
V _{IT-}				0.25 V _{CC}		0.55 V _{CC}	
	Negative-going input threshold voltage		2.2 V	0.55		1.20	V
			3 V	0.75		1.65	
\/	Input valtage byotomoje (V		2.2 V	0.2		1.0	V
V _{hys}	Input voltage hysteresis (V _{IT+} - V _{IT-})		3 V	0.3		1.0	V
R _{Pull}	Pullup/pulldown resistor	For pullup: V _{IN} = V _{SS} , For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
C _I	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

Inputs (Ports P1 and P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAME	TER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _(int) External inte	rrupt timing	Port P1, P2: P1.x to P2.x, External trigger pulse width to set interrupt flag ⁽¹⁾	2.2 V, 3 V	20			ns

⁽¹⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse width t_(int) is met. It may be set even with trigger signals shorter than t_(int).

Leakage Current (Ports P1 and P2)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	(1) (2)	2.2 V, 3 V	±50	nA

⁽¹⁾ The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pins, unless otherwise noted.

⁽²⁾ The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.



Outputs (Ports P1 and P2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
		$I_{(OHmax)} = -1.5 \text{ mA}^{(1)}$	2.2 V	V _{CC} - 0.25	V_{CC}	
V _{OH} Right-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(2)}$	2.2 V	V _{CC} - 0.6	V_{CC}	V	
	nigii-ievei output voitage	$I_{(OHmax)} = -1.5 \text{ mA}^{(1)}$	3 V	V _{CC} - 0.25	V_{CC}	V
		$I_{(OHmax)} = -6 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.6	V_{CC}	
		$I_{(OLmax)} = 1.5 \text{ mA}^{(1)}$	2.2 V	V _{SS}	$V_{SS} + 0.25$	
V	Low-level output voltage	$I_{(OLmax)} = 6 \text{ mA}^{(2)}$	2.2 V	V _{SS}	$V_{SS} + 0.6$	V
V _{OL}	, ŭ	$I_{(OLmax)} = 1.5 \text{ mA}^{(1)}$	3 V	V _{SS}	$V_{SS} + 0.25$	V
		$I_{(OLmax)} = 6 \text{ mA}^{(2)}$	3 V	V _{SS}	$V_{SS} + 0.6$	

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±12 mA to hold the maximum voltage drop specified.

Output Frequency (Ports P1 and P2)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
£	Port output frequency	D4 4/SMCLIX C 20 pF B 4 kO(1) (2)	2.2 V			10	NAL I-
T _{Px.y}	(with load)	P1.4/SMCLK, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)}$ (2)	3 V			12	MHz
4	Clock output from one	P2.0/ACLK, P1.4/SMCLK, C ₁ = 20 pF ⁽²⁾	2.2 V			12	NAL I-
T _{Port°} CLK	K Clock output frequency	P2.0/ACER, P1.4/SWICER, C _L = 20 pF · /	3 V			16	MHz


⁽¹⁾ A resistive divider with $2 \times 0.5 \text{ k}\Omega$ between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. (2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.


The maximum total current, I_(OLmax), and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.



Typical Characteristics - Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)





HIGH-LEVEL OUTPUT CURRENT VS




Figure 6.

HIGH-LEVEL OUTPUT CURRENT HIGH-LEVEL OUTPUT VOLTAGE 0.0 $V_{CC} = 3 V$ OH- Typical High-Level Output Current - mA P1.7 -10.0 -20.0 -30.0 T_A = 85°C -40.0 $T_A = 25^{\circ}C$ -50.0 0.0 0.5 1.5 2.0 3.0 3.5 V_{OH} - High-Level Output Voltage - V

Figure 7.



POR and Brownout Reset (BOR)(1)(2)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC(start)}	See Figure 8	dV _{CC} /dt ≤ 3 V/s			0.7 x V _(B_IT-)		٧
$V_{(B_IT-)}$	See Figure 8 through Figure 10	dV _{CC} /dt ≤ 3 V/s				1.71	٧
V _{hys(B_IT-)}	See Figure 8	dV _{CC} /dt ≤ 3 V/s		70	130	210	mV
t _{d(BOR)}	See Figure 8					2000	μs
t _(reset)	Pulse duration needed at RST/NMI pin to accept reset internally		2.2 V, 3 V	2			μs

- (1) The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(B_IT-)} + V_{hys(B_IT-)}$ is $\leq 1.8 \text{ V}$.
- (2) During power up, the CPU begins code execution following a period of t_{d(BOR)} after V_{CC} = V_(B_IT-) + V_{hys(B_IT-)}. The default DCO settings must not be changed until V_{CC} ≥ V_{CC(min)}, where V_{CC(min)} is the minimum supply voltage for the desired operating frequency.




Figure 8. POR/Brownout Reset (BOR) vs Supply Voltage



Typical Characteristics - POR/Brownout Reset (BOR)




Figure 9. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 10. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal



Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

DCO Frequency

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	
V_{CC}	Supply voltage	RSELx = 14		2.2		3.6	V
		RSELx = 15		3.0		3.6	ı
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	2.2 V, 3 V	0.06		0.14	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.07		0.17	MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.10		0.20	MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.14		0.28	MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.20		0.40	MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.28		0.54	MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.39		0.77	MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	0.54		1.06	MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, DCOx = 3, MODx = 0	2.2 V, 3 V	0.80		1.50	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	1.10		2.10	MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	2.2 V, 3 V	1.60		3.00	MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	2.2 V, 3 V	2.50		4.30	MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	2.2 V, 3 V	3.00		5.50	MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, DCOx = 3, MODx = 0	2.2 V, 3 V	4.30		7.30	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	2.2 V, 3 V	6.00		9.60	MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	2.2 V, 3 V	8.60		13.9	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	2.2 V, 3 V			1.55	ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$	2.2 V, 3 V	1.05	1.08	1.12	
	Duty cycle	Measured at P1.4/SMCLK	2.2 V, 3 V	40	50	60	%



Calibrated DCO Frequencies - Tolerance at Calibration

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
	Frequency tolerance at calibration		25°C	3 V	-1	±0.2	+1	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	3 V	0.990	1	1.010	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	3 V	7.920	8	8.080	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	3 V	11.88	12	12.12	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V	15.84	16	16.16	MHz

Calibrated DCO Frequencies - Tolerance Over Temperature 0°C to 85°C

	PARAMETER	TEST CONDITIONS	T _A	v_{cc}	MIN	TYP	MAX	UNIT
	1-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±0.5	+2.5	%
	8-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±1.0	+2.5	%
	12-MHz tolerance over temperature		0°C to 85°C	3 V	-2.5	±1.0	+2.5	%
	16-MHz tolerance over temperature		0°C to 85°C	3 V	-3	±2.0	+3	%
		BCSCTL1 = CALBC1_1MHZ,		2.2 V	0.97	1	1.03	
f _{CAL(1MHz)}	1-MHz calibration value	DCOCTL = CALDCO_1MHZ,	VIHZ,	3 V	0.975	1	1.025	MHz
		Gating time: 5 ms		1.03				
		BCSCTL1 = CALBC1_8MHZ,		2.2 V	7.76	8	8.4	
f _{CAL(8MHz)}	8-MHz calibration value	DCOCTL = CALDCO_8MHZ,	0°C to 85°C	3 V	7.8	8	8.2	MHz
		Gating time: 5 ms		3.6 V	7.6	8	8.24	
		BCSCTL1 = CALBC1 12MHZ,		2.2 V	11.7	12	12.3	
f _{CAL(12MHz)}	12-MHz calibration value	DCOCTL = CALDCO_12MHZ,	0°C to 85°C	3 V	11.7	12	12.3	MHz
		Gating time: 5 ms		3.6 V	11.7	12	12.3	
		BCSCTL1 = CALBC1_16MHZ,	_	3 V	15.52	16	16.48	
f _{CAL(16MHz)}	16-MHz calibration value	DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	0°C to 85°C	3.6 V	15	16	16.48	MHz



Calibrated DCO Frequencies - Tolerance Over Supply Voltage V_{CC}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	TA	V _{cc}	MIN	TYP	MAX	UNIT
	1-MHz tolerance over V _{CC}		25°C	1.8 V to 3.6 V	-3	±2	+3	%
	8-MHz tolerance over V _{CC}		25°C	1.8 V to 3.6 V	-3	±2	+3	%
	12-MHz tolerance over V _{CC}		25°C	2.2 V to 3.6 V	-3	±2	+3	%
	16-MHz tolerance over V _{CC}		25°C	3 V to 3.6 V	-6	±2	+3	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	0.97	1	1.03	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	25°C	1.8 V to 3.6 V	7.76	8	8.24	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	25°C	2.2 V to 3.6 V	11.64	12	12.36	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	25°C	3 V to 3.6 V	15	16	16.48	MHz


Calibrated DCO Frequencies - Overall Tolerance

PAF	RAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
	1-MHz tolerance overall		I: -40°C to 85°C T: -40°C to 105°C	1.8 V to 3.6 V	-5	±2	+5	%
	8-MHz tolerance overall		I: -40°C to 85°C T: -40°C to 105°C	1.8 V to 3.6 V	-5	±2	+5	%
	12-MHz tolerance overall		I: -40°C to 85°C T: -40°C to 105°C	2.2 V to 3.6 V	-5	±2	+5	%
	16-MHz tolerance overall		I: -40°C to 85°C T: -40°C to 105°C	3 V to 3.6 V	-6	±3	+6	%
f _{CAL(1MHz)}	1-MHz calibration value	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, Gating time: 5 ms	I: -40°C to 85°C T: -40°C to 105°C	1.8 V to 3.6 V	0.95	1	1.05	MHz
f _{CAL(8MHz)}	8-MHz calibration value	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, Gating time: 5 ms	I: -40°C to 85°C T: -40°C to 105°C	1.8 V to 3.6 V	7.6	8	8.4	MHz
f _{CAL(12MHz)}	12-MHz calibration value	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, Gating time: 5 ms	I: -40°C to 85°C T: -40°C to 105°C	2.2 V to 3.6 V	11.4	12	12.6	MHz
f _{CAL(16MHz)}	16-MHz calibration value	BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, Gating time: 2 ms	I: -40°C to 85°C T: -40°C to 105°C	3 V to 3.6 V	15	16	17	MHz



Typical Characteristics - Calibrated 1-MHz DCO Frequency








Wake-Up From Lower-Power Modes (LPM3, LPM4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP N	ΙΑΧ	UNIT
		BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ			2	
	DCO clock wake-up time from LPM3 or LPM4 ⁽¹⁾	BCSCTL1 = CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ	2.2 V, 3 V		1.5	
t _{DCO,LPM3/4}	from LPM3 or LPM4 ⁽¹⁾	BCSCTL1 = CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ			1	μs
		BCSCTL1 = CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ	3 V		1	
t _{CPU,LPM3/4}	CPU wake-up time from LPM3 or LPM4 ⁽²⁾			1 / f _{MCLK} + t _{Clock,LPM3/4}		

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

Typical Characteristics - DCO Clock Wake-Up Time From LPM3 or LPM4






Figure 13.

⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.

TEXAS INSTRUMENTS

Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
f _{LFXT1,LF,logic}	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz
04	Oscillation allowance for	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 6$ pF			500		kΩ
OA _{LF}	LF crystals	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF			200		K12
		XTS = 0, $XCAPx = 0$			1		
C	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5		"F
$C_{L,eff}$	capacitance, LF mode ⁽²⁾	XTS = 0, $XCAPx = 2$			8.5		pF
		XTS = 0, XCAPx = 3			11		·
	Duty cycle, LF mode	XTS = 0, Measured at P1.0/ACLK, f _{LFXT1,LF} = 32768 Hz	2.2 V, 3 V	30	50	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽³⁾	XTS = 0, LFXT1Sx = 3 ⁽⁴⁾	2.2 V, 3 V	10		10000	Hz

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T _A	V _{CC}	MIN	TYP	MAX	UNIT
	VI O fraguency	-40°C to 85°C	221/21/	4	12	20	kHz
¹√LO	VLO frequency	105°C	2.2 V, 3 V			22	KHZ
df _{VLO} /dT	VLO frequency temperature drift ⁽¹⁾	I: -40°C to 85°C T: -40°C to 105°C	2.2 V, 3 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift ⁽²⁾	25°C	1.8 V to 3.6 V		4		%/V

- (1) Calculated using the box method:
 - I: (MAX(-40 to 85°C) MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C (-40°C))
 - T: (MAX(-40 to 105°C) MIN(-40 to 105°C)) / MIN(-40 to 105°C) / (105°C (-40°C))
- (2) Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)

Timer A

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
		Internal: SMCLK, ACLK	2.2 V		10	
f _{TA}	Timer_A clock frequency	External: TACLK, INCLK Duty cycle = 50% ± 10%	3 V		16	MHz
t _{TA,cap}	Timer_A capture timing	TA0, TA1	2.2 V, 3 V	20		ns



USI, Universal Serial Interface (MSP430F20x2, MSP430F20x3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
	USI clock frequency	External: SCLK,	2.2 V		10	
f _{USI}		Duty cycle = 50% ±10%, SPI slave mode	3 V		16	MHz
V _{OL,I2C}	Low-level output voltage on SDA and SCL	USI module in I2C mode, I _(OLmax) = 1.5 mA	2.2 V, 3 V	V_{SS}	V _{SS} + 0.4	V


Typical Characteristics, USI Low-Level Output Voltage on SDA and SCL (MSP430F20x2, MSP430F20x3)


1.0

0.0

0.0

0.2





OUTPUT CURRENT 5.0 T_A = 25°C $V_{CC} = 3 V$ OL - Low-Level Output Current - mA 4.0 T_A = 85°C 3.0 2.0

USI LOW-LEVEL OUTPUT VOLTAGE

Figure 15.

V_{OL} - Low-Level Output V oltage - V

0.6

8.0

1.0

0.4



Comparator_A+ (MSP430F20x1)(1)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _(DD)		CAON = 1, CARSEL = 0, CAREF = 0	2.2 V		25	40	μA
			3 V		45	60	
I(Refladder/RefDiode)		CAON = 1, CARSEL = 0, CAREF = 1/2/3, No load at P1.0/CA0 and P1.1/CA1	2.2 V		30	50	μA
			3 V		45	71	
V _{IC}	Common-mode input voltage range	CAON = 1	2.2 V, 3 V	0		V _{CC} - 1	٧
V _(Ref025)	Voltage at 0.25 V _{CC} node / V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at P1.0/CA0 and P1.1/CA1	2.2 V, 3 V	0.23	0.24	0.25	
V _(Ref050)	Voltage at 0.5 V _{CC} node / V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 2, No load at P1.0/CA0 and P1.1/CA1	2.2 V, 3 V	0.47	0.48	0.5	
	See Figure 20 and Figure 21 $PCA0 = 1$, CARSEL = 1, CAREF = 3, No load at P1.0/CA0 and P1.1/CA1, $T_A = 85^{\circ}C$	· · · · · · · · · · · · · · · · · · ·	2.2 V	390	480	540	mV
V _(RefVT)			3 V	400	490	550	
$V_p - V_S$	Offset voltage (2)		2.2 V, 3 V	-30		30	mV
V _{hys}	Input hysteresis	CAON = 1	2.2 V, 3 V	0	0.7	1.4	mV
t _(response)	Response time (low-high and high-low)	$T_A = 25^{\circ}C$, Overdrive 10 mV, Without filter: CAF = $0^{(3)}$ (see Figure 16 and Figure 17)	2.2 V	80	165	300	
			3 V	70	120	240	ns
		$T_A = 25$ °C, Overdrive 10 mV, With filter: CAF = 1 ⁽³⁾ (see Figure 16 and Figure 17)	2.2 V	1.4	1.9	2.8	
			3 V	0.9	1.5	2.2	μs

 ⁽¹⁾ The leakage current for the Comparator_A+ terminals is identical to I_{lkg(Px,y)} specification.
 (2) The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements. The two successive measurements are then summed together.

Response time measured at P1.3/CAOUT






Figure 16. Block Diagram of Comparator_A+ Module




Figure 17. Overdrive Definition

Figure 18. Comparator_A+ Short Resistance Test Condition





Figure 19. Comparator_A+ Short Resistance Test Condition



Typical Characteristics, Comparator_A+ (MSP430x20x1)






Figure 21.

SHORT RESISTANCE




Figure 22.



10-Bit ADC, Power Supply and Input Range Conditions (MSP430F20x2)(1)

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
V_{CC}	Analog supply voltage range	V _{SS} = 0 V			2.2		3.6	V
V _{Ax}	Analog input voltage range (2)	All Ax terminals, Analog inputs selected in ADC10AE register			0		V _{cc}	V
		f _{ADC10CLK} = 5 MHz,		2.2 V		0.52	1.05	
I _{ADC10}	ADC10 supply current ⁽³⁾	ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	I: -40°C to 85°C T: -40°C to 105°C	3 V		0.6	1.2	mA
	Reference supply	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	I: -40°C to 85°C	2.2 V, 3 V		0.25	0.4	A
I _{REF+}	current, reference buffer disabled (4)	f _{ADC10CLK} = 5 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	T: -40°C to 105°C	3 V		0.25	0.4	mA
	Reference buffer supply	f _{ADC10CLK} = 5 MHz	-40°C to 85°C	2.2 V, 3 V		1.1	1.4	
I _{REFB,0}	current with ADC10SR = 0 ⁽⁴⁾	ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	105°C	2.2 V, 3 V			1.8	mA
	Reference buffer supply	f _{ADC10CLK} = 5 MHz,	-40°C to 85°C	2.2 V, 3 V		0.5	0.7	
I _{REFB,1}	current with ADC10SR = 1 ⁽⁴⁾	ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	105°C	2.2 V, 3 V			0.8	mA
Cı	Input capacitance	Only one terminal Ax selected at a time	I: -40°C to 85°C T: -40°C to 105°C				27	pF
R _I	Input MUX ON resistance	0 V ≤ V _{Ax} ≤ V _{CC}	I: -40°C to 85°C T: -40°C to 105°C	2.2 V, 3 V			2000	Ω

The leakage current is defined in the leakage current table with Px.x/Ax parameter.

The analog input voltage range must be within the selected reference voltage range V_{R+} to V_R for valid conversion results.

The internal reference supply current is not included in current consumption parameter I_{ADC10} . The internal reference current is supplied via terminal V_{CC} . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.



10-Bit ADC, Built-In Voltage Reference (MSP430F20x2)

	PARAMETER	TEST CONDITI	ONS	V _{cc}	MIN	TYP	MAX	UNIT
	Positive built-in	$I_{VREF+} \le 1 \text{ mA}, REF2_5V = 0$			2.2			
$V_{CC,REF+}$	reference analog	I _{VREF+} ≤ 0.5 mA, REF2_5V =	1		2.8			V
	supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1			2.9			
\ /	Positive built-in	I _{VREF+} ≤ I _{VREF+} max, REF2_5\	V = 0	2.2 V, 3 V	1.41	1.5	1.59	V
V_{REF+}	reference voltage	I _{VREF+} ≤ I _{VREF+} max, REF2_5\	V = 1	3 V	2.35	2.5	2.65	V
	Maximum V _{REF+} load			2.2 V			±0.5	Δ
I _{LD,VREF+}	current			3 V			±1	mA
		I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 0. REF2_5V = 0	75 V,	2.2 V, 3 V			±2	1.00
	V _{REF+} load regulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≈ 1. REF2_5V = 1	25 V,	3 V			±2	LSB
		$I_{VREF+} = 100 \mu A \text{ to } 900 \mu A,$	ADC10SR = 0				400	
	V _{REF+} load regulation response time	V _{Ax} ≈ 0.5 x V _{REF+} , Error of conversion result ≤1 LSB	ADC10SR = 1	3 V			2000	ns
C _{VREF+}	Maximum capacitance at pin V _{REF+} ⁽¹⁾	I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1		2.2 V, 3 V			100	pF
T _{CREF+}	Temperature coefficient	I _{VREF+} = constant with 0 mA ≤ I _{VREF+} ≤ 1 mA		2.2 V, 3 V			±100	ppm/°C
t _{REFON}	Settling time of internal reference voltage (2)	I_{VREF+} = 0.5 mA, REF2_5V = REFON = 0 to 1	0,	3.6 V			30	μs
		$I_{VREF+} = 0.5 \text{ mA},$	ADC10SR = 0				1	
	Settling time of	REF2_5V = 0, REFON = 1, REFBURST = 1	ADC10SR = 1	2.2 V			2.5	
	reference buffer ⁽²⁾	$I_{VREF+} = 0.5 \text{ mA},$	ADC10SR = 0				2	μs
		REF2_5V = 1, REFON = 1, REFBURST = 1	ADC10SR = 1	3 V			4.5	

⁽¹⁾ The capacitance applied to the internal buffer operational amplifier, if switched to terminal P1.4/SMCLK/A4/VREF+/VeREF+/TCK (REFOUT = 1), must be limited; otherwise, the reference buffer may become unstable. The condition is that the error in a conversion started after t_{REFON} or t_{RefBuf} is less than ±0.5 LSB.



10-Bit ADC, External Reference (MSP430F20x2)(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
V	Positive external reference input	V _{eREF+} > V _{eREF-} , SREF1 = 1, SREF0 = 0		1.4	V _{CC}	V
V _{eREF+}	voltage range ⁽²⁾	$V_{eREF.} \le V_{eREF+} \le V_{CC} - 0.15 \text{ V},$ $SREF1 = 1, SREF0 = 1^{(3)}$		1.4	3	V
V _{eREF} -	Negative external reference input voltage range (4)	V _{eREF+} > V _{eREF-}		0	1.2	V
ΔV_{eREF}	Differential external reference input voltage range $\Delta V_{eREF} = V_{eREF+} - V_{eREF-}$	V _{eREF+} > V _{eREF-} ⁽⁵⁾		1.4	V _{CC}	٧
	Static input current into V _{eREF+}	$0 \text{ V} \leq V_{\text{eREF+}} \leq V_{\text{CC}},$ SREF1 = 1, SREF0 = 0	2.2 V, 3 V		±1	
I _{VeREF+}	Static input current into V _{eREF+}	$0 \text{ V} \le \text{V}_{\text{eREF+}} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = $1^{(3)}$	2.2 V, 3 V		0	μA
I _{VeREF} -	Static input current into V _{eREF} -	0 V ≤ V _{eREF-} ≤ V _{CC}	2.2 V, 3 V		±1	μΑ

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters (MSP430F20x2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

Р	ARAMETER	TEST CONDITION	ONS	V _{CC}	MIN	TYP	MAX	UNIT
4	ADC10 input clock	For specified performance of	ADC10SR = 0	2.2 V. 3 V	0.45		6.3	MHz
†ADC10CLK	frequency	ADC10 linearity parameters	ADC10SR = 1	2.2 V, 3 V	0.45		1.5	IVITIZ
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSEL f _{ADC10CLK} = f _{ADC10OSC}	$\mathbf{x} = 0$,	2.2 V, 3 V	3.7		6.3	MHz
		ADC10 built-in oscillator, ADC f _{ADC10CLK} = f _{ADC10OSC}	10SSELx = 0,	2.2 V, 3 V	2.06		3.51	
t _{CONVERT}	Conversion time	f _{ADC10CLK} from ACLK, MCLK of ADC10SSELx ≠ 0	or SMCLK,			13 × ADC10DIVx × 1/f _{ADC10CLK}		μs
t _{ADC10ON}	Turn on settling time of the ADC ⁽¹⁾						100	ns

 The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.



10-Bit ADC, Linearity Parameters (MSP430F20x2)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
E _I	Integral linearity error		2.2 V, 3 V			±1	LSB
E_D	Differential linearity error		2.2 V, 3 V			±1	LSB
Eo	Offset error	Source impedance R_S < 100 Ω	2.2 V, 3 V			±1	LSB
E_G	Gain error		2.2 V, 3 V		±1.1	±2	LSB
E _T	Total unadjusted error		2.2 V, 3 V		±2	±5	LSB

10-Bit ADC, Temperature Sensor and Built-In V_{MID} (MSP430F20x2)⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
1	Temperature sensor supply	REFON = 0, INCHx = 0Ah,	2.2 V		40	120	
ISENSOR	current ⁽¹⁾	T _A = 25°C	3 V		60	160	μA
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah ⁽²⁾	2.2 V, 3 V	3.44	3.55	3.66	mV/°C
V _{Offset,Sensor}	Sensor offset voltage	ADC10ON = 1, INCHx = 0Ah ⁽²⁾		-100		100	mV
		Temperature sensor voltage at T _A = 105°C (T version only)		1265	1365	1465	
V	(3)	Temperature sensor voltage at T _A = 85°C	0.01/.01/	1195	1295	1395	
V _{SENSOR}	Sensor output voltage ⁽³⁾	Temperature sensor voltage at T _A = 25°C	2.2 V, 3 V	985	1085	1185	mV
		Temperature sensor voltage at T _A = 0°C		895	995	1095	
t _{SENSOR(sample)}	Sample time required if channel 10 is selected (4)	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V, 3 V	30			μs
	Current into divider at	ADOLOGNI A INGLE ODE	2.2 V			N/A	
I _{VMID}	channel 11 ⁽⁴⁾	ADC10ON = 1, $INCHx = 0Bh$	3 V			N/A	μA
.,	N 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ADC10ON = 1, INCHx = 0Bh,	2.2 V	1.06	1.1	1.14	.,
V _{MID}	V _{CC} divider at channel 11	$V_{MID} \approx 0.5 \times V_{CC}$	3 V	1.46	1.5	1.54	V
	Sample time required if	ADC10ON = 1, INCHx = 0Bh,	2.2 V	1400			
t _{VMID} (sample)	channel 11 is selected (5)	Error of conversion result ≤ 1 LSB	3 V	1220			ns

⁽¹⁾ The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1), or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

The following formula can be used to calculate the temperature sensor output voltage:

 $V_{Sensor,typ} = TC_{Sensor} \left(\begin{array}{c} 273 + T \left[^{\circ}C \right] \right) + V_{Offset,sensor} \left[mV \right] \text{ or } \\ V_{Sensor,typ} = TC_{Sensor} T \left[^{\circ}C \right] + V_{Sensor} (T_{A} = 0 ^{\circ}C) \left[mV \right] \\ \text{Results based on characterization and/or production test, not } TC_{Sensor} \text{ or } V_{Offset,sensor} \right)$

No additional current is needed. The V_{MID} is used during sampling.

The on time, $t_{VMID(on)}$, is included in the sampling time, $t_{VMID(sample)}$; no additional on time is needed.



SD16_A, Power Supply and Recommended Operating Conditions (MSP430F20x3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
AV _{CC}	Analog supply voltage range	$AV_{CC} = DV_{CC} = V_{CC}$ $AV_{SS} = DV_{SS} = V_{SS}$				2.5		3.6	V
			GAIN: 1,2	-40°C to 85°C			730	1050	
			GAIN. 1,2	105°C				1170	
		SD16LP = 0,	CAIN: 4 9 46	-40°C to 85°C			810	1150	
	Analog supply current	f _{SD16} = 1 MHz, SD16OSR = 256	GAIN: 4,8,16	105°C				1300	
			GAIN: 32	-40°C to 85°C	3 V		1160	1700	^
I _{SD16}	including internal reference		GAIN: 32	105°C	3 V			1850	μA
			CAIN: 4	-40°C to 85°C			720	1030	
		SD16LP = 1,	GAIN: 1	105°C				1160	
		f _{SD16} = 0.5 MHz, SD16OSR = 256	0.4114.00	-40°C to 85°C			810	1150	
			GAIN: 32	105°C				1300	
ı	SD16 input clock	SD16LP = 0 (Low power mode di	sabled)		3 V	0.03	1	1.1	MUL
f _{SD16}	frequency	CB To Input clock			3 V	0.03	0.5		MHz

SD16_A, Input Range (MSP430F20x3)

	PARAMETER	TEST CO	NDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	Differential full scale input voltage	Bipolar mode, SD	16UNI = 0		-(V _{REF} /2)/ GAIN		+(V _{REF} /2)/ GAIN	
$V_{ID,FSR}$	range ⁽¹⁾	Unipolar mode, SD16UNI = 1			0		+(V _{REF} /2)/ GAIN	mV
			SD16GAINx = 1			±500		
			SD16GAINx = 2			±250		
.,	Differential input voltage range for	SD16REFON = 1	SD16GAINx = 4			±125		\/
V _{ID}	specified performance ⁽¹⁾	SDIGREFON = 1	SD16GAINx = 8			±62		mV
			SD16GAINx = 16			±31		
			SD16GAINx = 32			±15		
7	Input impedance	f 4 MHz	SD16GAINx = 1	2.1/		200		1.0
Z _I	(one input pin to AV _{SS})	$f_{SD16} = 1 \text{ MHz}$	SD16GAINx = 32	3 V		75		kΩ
7	Differential input impedance	f 4 MHz	SD16GAINx = 1	3 V	300	400		kΩ
Z_{ID}	(IN+ to IN-)	$f_{SD16} = 1 \text{ MHz}$	SD16GAINx = 32	3 V	100	150		K12
VI	Absolute input voltage range				AV _{SS} - 0.1		AV_{CC}	V
V _{IC}	Common-mode input voltage range			_	AV _{SS} - 0.1		AV_{CC}	V

⁽¹⁾ The analog input range depends on the reference voltage applied to V_{REF} . If V_{REF} is sourced externally, the full-scale range is defined by $V_{FSR+} = +(V_{REF}/2)/GAIN$ and $V_{FSR-} = -(V_{REF}/2)/GAIN$. The analog input range should not exceed 80% of V_{FSR+} or V_{FSR-} .



SD16_A, SINAD Performance (f_{SD16} = 1 MHz, SD16OSRx = 1024, SD16REFON = 1) (MSP430F20x3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V	PW,	N	RS	Α	UNIT
	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MIN	TYP	UNIT
		SD16GAINx = 1, Signal amplitude: V_{IN} = 500 mV, Signal frequency: f_{IN} = 100 Hz		84	85	86	87	
		SD16GAINx = 2, Signal amplitude: V_{IN} = 250 mV, Signal frequency: f_{IN} = 100 Hz		82	83	82	83	
CINAD	Signal-to-noise + distortion ratio	SD16GAINx = 4, Signal amplitude: V_{IN} = 125 mV, Signal frequency: f_{IN} = 100 Hz	3 V	78	79	78	79	dB
SINAD ₁₀₂₄	(OSR = 1024)	SD16GAINx = 8, Signal amplitude: V_{IN} = 62 mV, Signal frequency: f_{IN} = 100 Hz	3 V	73	74	73	74	αь
		SD16GAINx = 16, Signal amplitude: V_{IN} = 31 mV, Signal frequency: f_{IN} = 100 Hz		68	69	68	69	
		SD16GAINx = 32, Signal amplitude: V_{IN} = 15 mV, Signal frequency: f_{IN} = 100 Hz		62	63	62	63	


SD16_A, SINAD Performance ($f_{SD16} = 1 \text{ MHz}$, SD16OSRx = 256, SD16REFON = 1) (MSP430F20x3)

	DADAMETED	TEST CONDITIONS	V	PW,	N	RS	4	UNIT
	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MIN	TYP	UNIT
		$\begin{split} & \text{SD16GAINx} = 1, \\ & \text{Signal amplitude: V}_{\text{IN}} = 500 \text{ mV}, \\ & \text{Signal frequency: f}_{\text{IN}} = 100 \text{ Hz} \end{split}$		80	81	82	83	
		SD16GAINx = 2, Signal amplitude: V_{IN} = 250 mV, Signal frequency: f_{IN} = 100 Hz		74	75	76	77	
CINAD	Signal-to-noise + distortion ratio	SD16GAINx = 4, Signal amplitude: V_{IN} = 125 mV, Signal frequency: f_{IN} = 100 Hz	3 V	69	70	71	72	dB
SINAD ₂₅₆	(OSR = 256)	SD16GAINx = 8, Signal amplitude: V_{IN} = 62 mV, Signal frequency: f_{IN} = 100 Hz	3 V	63	64	67	68	αь
		SD16GAINx = 16, Signal amplitude: V_{IN} = 31 mV, Signal frequency: f_{IN} = 100 Hz		58	59	63	64	
		SD16GAINx = 32, Signal amplitude: V_{IN} = 15 mV, Signal frequency: f_{IN} = 100 Hz		52	53	57	58	



Typical Characteristics, SD16_A SINAD Performance Over OSR (MSP430F20x3)

SINAD PERFORMANCE



SD16_A, Performance ($f_{SD16} = 1$ MHz, SD16OSRx = 256, SD16REFON = 1) (MSP430F20x3)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		SD16GAINx = 1		0.97	1.00	1.02	
		SD16GAINx = 2		1.90	1.96	2.02	
G	Naminal gain	SD16GAINx = 4	3 V	3.76	3.86	3.96	
G	Nominal gain	SD16GAINx = 8	3 V	7.36	7.62	7.84	
		SD16GAINx = 16		14.56	15.04	15.52	
		SD16GAINx = 32		27.20	28.35	29.76	
ΔG/ΔΤ	Gain temperature drift	SD16GAINx = 1 (1)	3 V		15		ppm/°C
_	Officet error	SD16GAINx = 1	3 V			±0.2	0/ FCD
E _{OS}	Offset error	SD16GAINx = 32	3 V			±1.5	%FSR
ΛΓ /ΛΤ	Offset error temperature	SD16GAINx = 1	3 V		±4	±20	ppm
ΔE _{OS} /ΔT	coefficient	SD16GAINx = 32	3 V		±20	±100	FSR/°C
CMDD	Common-mode rejection	SD16GAINx = 1, Common-mode input signal: V _{ID} = 500 mV, f _{IN} = 50 Hz, 100 Hz	2.1/		>90		4D
CMRR	ratio	SD16GAINx = 32, Common-mode input signal: V _{ID} = 16 mV, f _{IN} = 50 Hz, 100 Hz	3 V		>75		dB
DC PSR	DC power supply rejection	SD16GAINx = 1, V_{IN} = 500 mV, V_{CC} = 2.5 V to 3.6 V ⁽²⁾	2.5 V to 3.6 V		0.35		%/V
AC PSRR	AC power supply rejection ratio	SD16GAINx = 1, $V_{CC} = 3 \text{ V} \pm 100 \text{ mV}, f_{IN} = 50 \text{ Hz}$	3 V		>80		dB

⁽¹⁾ Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

⁽²⁾ Calculated using the ADC output code and the box method: (MAX-code(2.5 V to 3.6 V) - MIN-code(2.5 V to 3.6 V)) / MIN-code(2.5 V to 3.6 V) / (3.6 V - 2.5 V)



SD16_A, Built-In Voltage Reference (MSP430F20x3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
V_{REF}	Internal reference voltage	SD16REFON = 1, SD16VMIDON = 0		3 V	1.14	1.20	1.26	٧
1	Deference comply correct	SD16REFON = 1,	-40°C to 85°C	3 V		190	280	
I _{REF}	Reference supply current	SD16VMIDON = 0	105°C	3 V			295	μA
тс	Temperature coefficient	SD16REFON = 1, SD16VMIDON = 0		3 V		18	50	ppm/°C
C _{REF}	V _{REF} load capacitance	SD16REFON = 1, SD16VMIDON = $0^{(1)}$				100		nF
I _{LOAD}	V _{REF(I)} maximum load current	SD16REFON = 1, SD16VMIDON = 0		3 V			±200	nA
t _{ON}	Turn-on time	$ \begin{array}{l} \text{SD16REFON} = 0 \rightarrow 1, \\ \text{SD16VMIDON} = 0, \\ C_{\text{REF}} = 100 \text{ nF} \end{array} $		3 V		5		ms
DC PSR	DC power supply rejection $\Delta V_{REF}/\Delta V_{CC}$	SD16REFON = 1, SD16VMIDON = 0, V _{CC} = 2.5 V to 3.6 V		2.5 V to 3.6 V		100		μV/V

⁽¹⁾ There is no capacitance required on V_{REF}. However, a capacitance of at least 100 nF is recommended to reduce any reference voltage noise.

SD16_A, Reference Output Buffer (MSP430F20x3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	V _{CC}	MIN	TYP	MAX	UNIT
$V_{REF,BUF}$	Reference buffer output voltage	SD16REFON = 1, SD16VMIDON = 1		3 V		1.2		V
	Reference supply + reference	SD16REFON = 1,	-40°C to 85°C	0.17		385	600	
I _{REF,BUF} output buffer quiescent current		SD16VMIDON = 1	105°C	3 V			660	μA
C _{REF(O)}	Required load capacitance on V _{REF}	SD16REFON = 1, SD16VMIDON = 1			470			nF
I _{LOAD,Max}	Maximum load current on V _{REF}	SD16REFON = 1, SD16VMIDON = 1		3 V			±1	mA
	Maximum voltage variation vs load current	I _{LOAD} = 0 to 1 mA		3 V	-15		+15	mV
t _{ON}	Turn on time	$\begin{array}{l} \text{SD16REFON} = 0 \rightarrow 1, \\ \text{SD16VMIDON} = 1, \\ C_{\text{REF}} = 470 \text{ nF} \end{array}$		3 V		100		μs

SD16_A, External Reference Input (MSP430F20x3)

PARAMETER		TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
$V_{REF(I)}$	Input voltage range	SD16REFON = 0	3 V	1	1.25	1.5	V
I _{REF(I)}	Input current	SD16REFON = 0	3 V			50	nA



SD16_A, Temperature Sensor⁽¹⁾ (MSP430F20x3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
TC _{Sensor}	Sensor temperature coefficient			1.18	1.32	1.46	mV/°C
V _{Offset,Sensor}	Sensor offset voltage			-100		100	mV
		Temperature sensor voltage at T _A = 85°C		435	475	515	
V _{Sensor}	Sensor output voltage ⁽²⁾	Temperature sensor voltage at T _A = 25°C	3 V	355	395	435	mV
		Temperature sensor voltage at T _A = 0°C		320	360	400	

Values are not based on calculations using TC_{Sensor} or $V_{Offset,sensor}$ but on measurements. The following formula can be used to calculate the temperature sensor output voltage:

$$\begin{split} &V_{Sensor,typ} = TC_{Sensor} \; (\; 273 \, + \, T \; [^{\circ}C] \;) \, + \, V_{Offset,sensor} \; [mV] \; \text{or} \\ &V_{Sensor,typ} = TC_{Sensor} \; T \; [^{\circ}C] \, + \, V_{Sensor} (T_{A} = 0^{\circ}C) \; [mV] \end{split}$$

Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC(PGM/ERASE)}	Program and erase supply voltage			2.2		3.6	V
f_{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V/3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V/3.6 V		1	7	mA
t _{CPT}	Cumulative program time ⁽¹⁾		2.2 V/3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	$T_J = 25^{\circ}C$		100			years
t _{Word}	Word or byte program time	(2)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	(2)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	(2)			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	(2)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	(2)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	(2)			4819		t _{FTG}

The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
$V_{(RAMh)}$	RAM retention supply voltage (1)	CPU halted	1.6	V

This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

These values are hardwired into the Flash Controller's state machine ($t_{FTG} = 1/f_{FTG}$).



JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length	2.2 V, 3 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾)	2.2 V, 3 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time	2.2 V, 3 V	15		100	μs
	TCV:(2)	2.2 V	0		5	MHz
† _{TCK}	TCK input frequency (2)	3 V	0		10	MHz
R _{Internal}	Internal pulldown resistance on TEST	2.2 V, 3 V	25	60	90	kΩ

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

JTAG Fuse⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C	2.5		V
V_{FB}	Voltage level on TEST for fuse blow		6	7	V
I_{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms

(1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



APPLICATION INFORMATION, MSP430F20X1

Port P1 (P1.0 to P1.3) Pin Schematics, MSP430F20x1




Table 16. Control Signal "From Comparator_A+"

PIN NAME	FUNCTION		' = 1 ⁽¹⁾				
FIN NAME	FUNCTION	P2CA4	P2CA0		P2CA3	P2CA2	P2CA1
P1.0/TACLK/ACLK/CA0	CA0	0	1		N/A	N/A	N/A
P1.1/TA0/CA1	CA1	1	0	0.0	0	0	1
P1.2/TA1/CA2	CA2	1	1	OR	0	1	0
P1.3/CAOUT/CA3	CA3	N/A	N/A		0	1	1

(1) N/A = Not available or not applicable



Table 17. Port P1 (P1.0 to P1.3) Pin Functions, MSP430F20x1

DIN NAME (D4)		FUNCTION	CONTR	ROL BITS / SIGN	IALS ⁽¹⁾
PIN NAME (P1.x)	х	FUNCTION	P1DIR.x	P1SEL.x	CAPD.x
		P1.0 ⁽²⁾ input/output	0/1	0	0
D1 0/TACLK/ACLK/CAO	0	Timer_A2.TACLK/INCLK	0	1	0
P1.0/TACLK/ACLK/CA0	0	ACLK	1	1	0
		CA0 ⁽³⁾	X	Х	0 0 1 0 0 0 0 1 0 0 0 0
D. 1.T.10(0.1)		P1.1 (2) input/output	0/1	0	0
	1	Timer_A2.CCI0A	0	1	CAPD.x 0 0 0 0 1 0 0 0 1 0 0 0 0 1 1 0 0 1 1 1 0 1
P1.1/TA0/CA1	1	Timer_A2.TA0	1	1	0
		CA1 ⁽³⁾	Х	Х	1
		P1.2 ⁽²⁾ input/output	0/1	0	0
D4 0/T44/C40	2	Timer_A2.CCI1A	0	1	0
P1.2/TA1/CA2	2	Timer_A2.TA1	1	1	CAPD.x 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0
		CA2 ⁽³⁾	Х	P1SEL.x 0 1 1 X 0 1 X X X	1
		P1.3 ⁽²⁾ input/output	0/1	0	0
D4 2/C4 OLIT/C42		N/A	0	1	0
P1.3/CAOUT/CA3	3	CAOUT	1	1	0
		CA3 ⁽³⁾	Х	Х	1

⁽¹⁾ X = Don't care

⁽²⁾ Default after reset (PUC/POR)

⁽³⁾ Setting the CAPD.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CAx input pin to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.



Port P1 (P1.4 to P1.6) Pin Schematics, MSP430F20x1




Table 18. Control Signal "From Comparator_A+"

PIN NAME	FUNCTION	SIGNAL "From Comparator_A+" = 1				
PIN NAME	FUNCTION	P2CA3	P2CA2	P2CA1		
P1.4/SMCLK/CA4/TCK	CA4	1	0	0		
P1.5/TA0/CA5/TMS	CA5	1	0	1		
P1.6/TA1/CA6/TDI	CA6	1	1	0		



Port P1 (P1.7) Pin Schematics, MSP430F20x1




Table 19. Control Signal "From Comparator_A+"

PIN NAME	FUNCTION	SIGNAL "From Comparator_A+" = 1				
PIN NAME	FUNCTION	P2CA3	P2CA2	A+" = 1 P2CA1		
P1.7/CAOUT/CA7/TDO/TDI	CA7	1	1	1		



Table 20. Port P1 (P1.4 to P1.7) Pin Functions, MSP430F20x1

DIN NAME (D4)		FUNCTION ⁽¹⁾		CONTROL BIT	S / SIGNALS ⁽²⁾	
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x	CAPD.x	JTAG Mode 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0
		P1.4 ⁽³⁾ input/output	0/1	0	0	0
		N/A	0	1	0	0
P1.4/SMCLK/CA4/TCK	4	SMCLK	1	1	0	PD.x JTAG Mode 0
		CA4 ⁽⁴⁾	Х	Х	1	
		TCK ⁽⁵⁾	Х	Х	Х	1
		P1.5 ⁽³⁾ input/output	0/1	0	0	0
		N/A	0	1	0	JTAG Mode 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
P1.5/TA0/CA5/TMS	5	Timer_A2.TA0	1	1	0	0
		CA5 ⁽⁴⁾	Х	Х	1	0
		TMS ⁽⁵⁾	Х	Х	Х	1
		P1.6 ⁽³⁾ input/output	0/1	0	0	0
		N/A	0	1	0	0
P1.6/TA1/CA6/TDI	6	Timer_A2.TA1	1	1	0	0
		CA6 ⁽⁴⁾	Х	Х	1	0
		TDI ⁽⁵⁾	Х	Х	Х	1
		P1.7 ⁽³⁾ input/output	0/1	0	0	0
		N/A	0	1	0	0
P1.7/CAOUT/CA7/TDO/TDI	7	CAOUT	1	1	0	0
		CA7 ⁽⁴⁾	Х	Х	1	0
		TDO/TDI ⁽⁵⁾⁽⁶⁾	X	Х	Х	1

⁽¹⁾ N/A = Not available or not applicable

⁽²⁾ X = Don't care

⁽³⁾ Default after reset (PUC/POR)

⁽⁴⁾ Setting the CAPD.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CAx input pin to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for that pin, regardless of the state of the associated CAPD.x bit.

⁽⁵⁾ In JTAG mode the internal pullup/down resistors are disabled.

⁽⁶⁾ Function controlled by JTAG



Port P2 (P2.6) Pin Schematics, MSP430F20x1




Table 21. Port P2 (P2.6) Pin Functions, MSP430F20x1

DIN NAME (D2 x)	x	FUNCTION	CONTROL BITS / SIGNALS		
PIN NAME (P2.x)		FUNCTION	P2DIR.x	P2SEL.x	
P2.6/XIN/TA1	6	P2.6 input/output	0/1	0	
		XIN ⁽¹⁾⁽²⁾	0	1	
		Timer_A2.TA1	1	1	

⁽¹⁾ Default after reset (PUC/POR)

⁽²⁾ XIN is used as digital clock input if the bits LFXT1Sx in register BCSCTL3 are set to 11.



Port P2 (P2.7) Pin Schematics, MSP430F20x1




Table 22. Port P2 (P2.7) Pin Functions, MSP430F20x1

DIN NAME (D2 v)		FUNCTION	CONTROL BITS / SIGNALS		
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x	
P2.7/XOUT	7	P2.7 input/output	0/1	0	
		DVSS	0	1	
		XOUT ⁽¹⁾⁽²⁾	1	1	

⁽¹⁾ Default after reset (PUC/POR)

⁽²⁾ If the pin P2.7/XOUT is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.



APPLICATION INFORMATION, MSP430F20X2

Port P1 (P1.0 to P1.2) Pin Schematics, MSP430F20x2






Table 23. Port P1 (P1.0 to P1.2) Pin Functions, MSP430F20x2

PIN NAME (P1.x)		FUNCTION	CONTROL BITS / SIGNALS ⁽¹⁾⁽²⁾				
	X		P1DIR.x	P1SEL.x	ADC10AE.x	INCHx	
		P1.0 ⁽³⁾ input/output	0/1	0	0	N/A	
D4 O/TACLE/ACLE/AO	0	Timer_A2.TACLK/INCLK	0	1	0	N/A	
P1.0/TACLK/ACLK/A0	0	ACLK	1	1	0	N/A	
		A0 ⁽⁴⁾	X	Х	1	0	
		P1.1 (3) input/output	0/1	0	0	N/A	
D4 4/TAO/A4	4	Timer_A2.CCI0A	0	1	0	N/A	
P1.1/TA0/A1	1	Timer_A2.TA0	1	1	0	N/A	
		A1 ⁽⁴⁾	X	Х	1	1	
P1.2/TA1/A2		P1.2 ⁽³⁾ input/output	0/1	0	0	N/A	
		Timer_A2.CCI1A	0	1	0	N/A	
	2	Timer_A2.TA1	1	1	0	N/A	
		A2 ⁽⁴⁾	Х	Х	1	2	

⁽¹⁾ X = Don't care

N/A = Not available or not applicable

Default after reset (PUC/POR)
Setting the ADC10AE.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



Port P1 (P1.3) Pin Schematics, MSP430F20x2





Table 24. Port P1 (P1.3) Pin Functions, MSP430F20x2

PIN NAME (P1.x)	х	FUNCTION	CONTROL BITS / SIGNALS ⁽¹⁾⁽²⁾				
			P1DIR.x	P1SEL.x	ADC10AE.x	INCHx	
P1.3/ADC10CLK/A3/ VREF- /VeREF-	3	P1.3 ⁽³⁾ input/output	0/1	0	0	N/A	
		N/A	0	1	0	N/A	
		ADC10CLK	1	1	0	N/A	
		A3 ⁽⁴⁾	Х	X	1	3	
		VREF-/VeREF-(4)(5)	Х	Х	1	N/A	

- (1) X = Don't care
- (2) N/A = Not available or not applicable
- (3) Default after reset (PUC/POR)
- (4) Setting the ADC10AE.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
- (5) An applied voltage is used as negative reference if bit SREF3 in register ADC10CTL0 is set.




Port P1 (P1.4) Pin Schematic, MSP430F20x2






Port P1 (P1.5) Pin Schematics, MSP430F20x2





Port P1 (P1.6) Pin Schematics, MSP430F20x2





Port P1 (P1.7) Pin Schematics, MSP430F20x2






Table 25. Port P1 (P1.4 to P1.7) Pin Functions, MSP430F20x2

DINI NAME (D4 x)		FUNCTION	CONTROL BITS / SIGNALS ⁽¹⁾⁽²⁾						
PIN NAME (P1.x)	х	FUNCTION	P1DIR.x	P1SEL.x	USIP.x	ADC10AE.x	INCHx	JTAG Mode	
		P1.4 ⁽³⁾ input/output	0/1	0	N/A	0	N/A	0	
		N/A	0	1	N/A	0	N/A	0	
P1.4/SMCLK/A4/	4	SMCLK	1	1	N/A	0	N/A	0	
VREF+/VeREF+/TCK	4	A4 ⁽⁴⁾	Х	Х	N/A	1	4	0	
		VREF+/VeREF+(4)(5)	Х	Х	N/A	1	N/A	0	
		TCK ⁽⁶⁾	Х	Х	N/A	Х	Х	1	
		P1.5 ⁽³⁾ input/output	0/1	0	0	0	N/A	0	
		N/A	0	1	0	0	N/A	0	
P1.5/TA0/SCLK/A5/TMS	5	Timer_A2.TA0	1	1	0	0	N/A	0	
P1.5/TAU/SCLK/A5/TMS	5	SCLK	Х	Х	1	0	N/A	0	
		A5 ⁽⁴⁾	Х	Х	Х	1	5	0	
		TMS ⁽⁶⁾	Х	Х	Х	Х	Х	1	
		P1.6 ⁽³⁾ input/output	0/1	0	0	0	N/A	0	
		Timer_A2.CCI1B	0	1	0	0	N/A	0	
D4 C/TA4/0D0/001 /AC/TD1		Timer_A2.TA1	1	1	0	0	N/A	0	
P1.6/TA1/SDO/SCL/A6/TDI	6	SDO (SPI) / SCL (I2C)	Х	Х	1	0	N/A	0	
		A6 ⁽⁴⁾	Х	Х	Х	1	6	0	
		TDI ⁽⁶⁾	Х	Х	Х	Х	Х	1	
		P1.7 ⁽³⁾ input/output	0/1	0	0	0	N/A	0	
		N/A	0	1	0	0	N/A	0	
D4 7/00//00 A /A 7/TD O/TD/	_	DVSS	1	1	0	0	N/A	0	
P1.7/SDI/SDA/A7/TDO/TDI	7	SDI (SPI) / SDA (I2C)	Х	Х	1	0	N/A	0	
		A7 ⁽⁴⁾	Х	Х	Х	1	7	0	
		TDO/TDI (6) (7)	Х	Х	Х	Х	Х	1	

- (1) X = Don't care
- N/A = Not available or not applicable Default after reset (PUC/POR) (2)
- Setting the ADC10AE.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
- (5) The reference voltage is output if bit REFOUT in register ADC10CTL0 is set. An applied voltage is used as positive reference if bits SREF0/1 in register ADC10CTL0 are set to 10 or 11.
- In JTAG mode the internal pullup/down resistors are disabled.
- Function controlled by JTAG.



Port P2 (P2.6) Pin Schematics, MSP430F20x2




Table 26. Port P2 (P2.6) Pin Functions, MSP430F20x2

DIN NAME (D2 x)	x	FUNCTION	CONTROL BITS / SIGNALS		
PIN NAME (P2.x)		FUNCTION	P2DIR.x	P2SEL.x	
P2.6/XIN/TA1	6	P2.6 input/output	0/1	0	
		XIN ⁽¹⁾⁽²⁾	0	1	
		Timer_A2.TA1	1	1	

⁽¹⁾ Default after reset (PUC/POR)

⁽²⁾ XIN is used as digital clock input if the bits LFXT1Sx in register BCSCTL3 are set to 11.



Port P2 (P2.7) Pin Schematics, MSP430F20x2




Table 27. Port P2 (P2.7) Pin Functions, MSP430F20x2

DIN NAME (D2 v)		FUNCTION	CONTROL BITS / SIGNALS		
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x	
P2.7/XOUT	7	P2.7 input/output	0/1	0	
		DVSS	0	1	
		XOUT ⁽¹⁾⁽²⁾	1	1	


⁽¹⁾ Default after reset (PUC/POR)

⁽²⁾ If the pin P2.7/XOUT is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.




APPLICATION INFORMATION, MSP430F20X3

Port P1 (P1.0) Pin Schematics, MSP430F20x3






Port P1 (P1.1) Pin Schematics, MSP430F20x3





Port P1 (P1.2) Pin Schematics, MSP430F20x3





Port P1 (P1.3) Pin Schematics, MSP430F20x3






Table 28. Port P1 (P1.0 to P1.3) Pin Functions, MSP430F20x3

DINI NIAME (D4)		FUNCTION	CONTROL BITS / SIGNALS ⁽¹⁾⁽²⁾				
PIN NAME (P1.x)	x		P1DIR.x	P1SEL.x	SD16AE.x	INCHx	
		P1.0 ⁽³⁾ input/output	0/1	0	0	N/A	
74 0/TACLK/ACLK/AC.	0	Timer_A2.TACLK/INCLK	0	1	0	N/A	
P1.0/TACLK/ACLK/A0+	0	ACLK	1	1	0	N/A	
		A0+ ⁽⁴⁾	X	Х	1	0	
		P1.1 (3) input/output	0/1	0	0	N/A	
		Timer_A2.CCI0A	0	1	0	N/A	
P1.1/TA0/A0-/A4+	1	Timer_A2.TA0	1	1	0	N/A	
		A0- ⁽⁴⁾⁽⁵⁾	Х	Х	1	0	
		A4+ ⁽⁴⁾	Х	Х	1	4	
		P1.2 ⁽³⁾ input/output	0/1	0	0	N/A	
		Timer_A2.CCI1A	0	1	0	N/A	
P1.2/TA1/A1+/A4-	2	Timer_A2.TA1	1	1	0	N/A	
		A1+ ⁽⁴⁾	Х	Х	1	1	
		A4- ⁽⁴⁾⁽⁵⁾	Х	Х	1	4	
P1.3/VREF/A1-	3	P1.3 ⁽³⁾ input/output	0/1	0	0	N/A	
		VREF	Х	1	0	N/A	
		A1- ⁽⁴⁾⁽⁵⁾	Х	Х	1	1	

⁽¹⁾ X = Don't care

⁽²⁾ N/A = Not available or not applicable


⁽³⁾ Default after reset (PUC/POR)

⁽⁴⁾ Setting the SD16AE.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽⁵⁾ With SD16AE.x = 0 the negative inputs are connected to VSS if the corresponding input is selected.




Port P1 (P1.4) Pin Schematics, MSP430F20x3






Port P1 (P1.5) Pin Schematics, MSP430F20x3





Port P1 (P1.6) Pin Schematics, MSP430F20x3





Port P1 (P1.7) Pin Schematics, MSP430F20x3






Table 29. Port P1 (P1.4 to P1.7) Pin Functions, MSP430F20x3

DIN NAME (D4)		FUNCTION		(CONTROL BIT	S / SIGNALS ⁽¹⁾⁽²)	
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	USIP.x	SD16AE.x	INCHx	JTAG Mode
		P1.4 ⁽³⁾ input/output	0/1	0	N/A	0	N/A	0
		N/A	0	1	N/A	0	N/A	0
P1.4/SMCLK/A2+/TCK	4	SMCLK	1	1	N/A	0	N/A	0
		A2+ ⁽⁴⁾	Х	Х	N/A	1	2	0
		TCK ⁽⁵⁾	Х	Х	N/A	Х	Х	1
		P1.5 ⁽³⁾ input/output	0/1	0	0	0	N/A	0
		N/A	0	1	0	0	N/A	0
D4 5/TA 0/00 LK/A 0 /TA 0	_	Timer_A2.TA0	1	1	0	0	N/A	0
P1.5/TA0/SCLK/A2-/TMS	5	SCLK	Х	Х	1	0	N/A	0
		A2- ⁽⁴⁾⁽⁶⁾	Х	Х	Х	1	N/A N/A N/A N/A X N/A N/A N/A N/A N/A N/A N/A	0
		TMS ⁽⁵⁾	Х	Х	Х	Х	INCHx N/A N/A N/A N/A 2 X N/A	1
		P1.6 ⁽³⁾ input/output	0/1	0	0	0	N/A	0
		Timer_A2.CCI1B	0	1	0	0	N/A	0
P1.6/TA1/SDO/SCL/		Timer_A2.TA1	1	1	0	0	N/A	0
A3+/TDI	6	SDO (SPI) / SCL (I2C)	Х	Х	1	0	N/A	0
		A3+ ⁽⁴⁾	Х	Х	Х	1	3	0
		TDI ⁽⁵⁾	Х	Х	Х	Х	Х	1
		P1.7 ⁽³⁾ input/output	0/1	0	0	0	N/A	0
		N/A	0	1	0	0	N/A	0
P1.7/SDI/SDA/A3-/	_	DVSS	1	1	0	0	N/A	0
TDO/TDI	7	SDI (SPI) / SDA (I2C)	Х	Х	1	0	N/A	0
		A3- ⁽⁴⁾⁽⁶⁾	Х	Х	Х	1	3	0
		TDO/TDI ⁽⁷⁾⁽⁵⁾	Х	Х	Х	Х	INCHx N/A N/A N/A N/A 2 X N/A	1

⁽¹⁾ X = Don't care

 ⁽²⁾ N/A = Not available or not applicable
 (3) Default after reset (PUC/POR)

Setting the SD16AE.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

In JTAG mode, the internal pullup and pulldown resistors are disabled.

With SD16AE.x = 0 the negative inputs are connected to VSS if the corresponding input is selected.

⁽⁷⁾ Function controlled by JTAG



Port P2 (P2.6) Pin Schematics, MSP430F20x3




Table 30. Port P2 (P2.6) Pin Functions, MSP430F20x3

DINI NAME (DO v)		FUNCTION	CONTROL BITS / SIGNALS			
PIN NAME (P2.x)	Х	FUNCTION	P2DIR.x	P2SEL.x		
	6	P2.6 input/output	0/1	0		
P2.6/XIN/TA1		XIN ⁽¹⁾⁽²⁾	0	1		
		Timer_A2.TA1	1	1		

⁽¹⁾ Default after reset (PUC/POR)

⁽²⁾ XIN is used as digital clock input if the bits LFXT1Sx in register BCSCTL3 are set to 11.



Port P2 (P2.7) Pin Schematics, MSP430F20x3




Table 31. Port P2 (P2.7) Pin Functions, MSP430F20x3

DIN NAME (D2 v)		FUNCTION	CONTROL BITS / SIGNALS			
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x		
	7	P2.7 input/output	0/1	0		
P2.7/XOUT		DVSS	0	1		
		XOUT ⁽¹⁾⁽²⁾	1	1		

⁽¹⁾ Default after reset (PUC/POR)

⁽²⁾ If the pin P2.7/XOUT is used as an input a current can flow until P2SEL.7 is cleared due to the oscillator output driver connection to this pin after reset.



REVISION HISTORY

LITERATURE NUMBER	SUMMARY
SLAS491	Preliminary PRODUCT PREVIEW data sheet release
SLAS491A	Production data sheet release for MSP430F20x3I. Updated specification and added characterization graphs.
SLAS491B	Production data sheet release for MSP430F20x3T, MSP430F20x1I and MSP430F20x1T. 105°C characterization results added. SD16_A SINAD characterization results for MSP430F20x3. RSA package added. Updated SD16_A Power Supply Rejection specification. DCO Calibration Register names: lower case "z" changed to upper case "Z". Vhys(B_IT-) MAX specification increased from 180 mV to 210 mV. MIN and MAX percentages for "calibrated DCO frequencies - tolerance over supply voltage VCC" corrected from 2.5% to 3.0% to match the specified frequency ranges.
SLAS491C	Production data sheet release for MSP430F20x2I and MSP430F20x2T.
SLAS491D	Changed f _{ACLK} to 0 Hz in I _{LPM4} test conditions in Low-Power Mode Supply Currents (Into V _{CC}) Excluding External Current.
SLAS491E	Changed T _{stg} maximum for programmed devices to 150°C in Absolute Maximum Ratings.
SLAS491F	Added ADC10 data transfer registers to Peripheral File Map
SLAS491G	Changed Test Conditions for "Duty cycle, LF mode" in Crystal Oscillator, XT1, Low-Frequency Mode. Changed note (1) on 10-Bit ADC, Built-In Voltage Reference. Changed USIP.x Control Bits in Table 25 and Table 29.
SLAS491H	Changed T _{stg} , Programmed device, to -55°C to 150°C in Absolute Maximum Ratings.
SLAS491I	Added typical value test conditions to Recommended Operating Conditions. Added note (2) to POR and Brownout Reset (BOR).





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
MSP430F2001IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MSP430F2001	Sample
MSP430F2001IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2001	Sample
MSP430F2001IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2001	Sample
MSP430F2001IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2001	Sample
MSP430F2001IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2001	Sample
MSP430F2001TN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	MSP430F2001T	Sample
MSP430F2001TPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2001T	Sample
MSP430F2001TPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2001T	Sample
MSP430F2001TRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2001T	Sample
MSP430F2001TRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2001T	Sample
MSP430F2002IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MSP430F2002	Sample
MSP430F2002IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2002	Sample
MSP430F2002IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2002	Sample
MSP430F2002IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2002	Sample
MSP430F2002IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2002	Sample
MSP430F2002TN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	MSP430F2002T	Sample
MSP430F2002TPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2002T	Sample





www.ti.com

6-Feb-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F2002TPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2002T	Sample
MSP430F2002TRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2002T	Samples
MSP430F2002TRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2002T	Sample
MSP430F2003IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MSP430F2003	Sample
MSP430F2003IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2003	Sample
MSP430F2003IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2003	Sample
MSP430F2003IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2003	Sample
MSP430F2003IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2003	Sample
MSP430F2003TN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	MSP430F2003T	Sample
MSP430F2003TPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2003T	Sample
MSP430F2003TPWR	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2003T	Sample
MSP430F2003TRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2003T	Sample
MSP430F2003TRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2003T	Sample
MSP430F2011IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MSP430F2011	Sample
MSP430F2011IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2011	Sample
MSP430F2011IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2011	Sample
MSP430F2011IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2011	Sample
MSP430F2011IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2011	Sample



www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
MSP430F2011TN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	MSP430F2011T	Sample
MSP430F2011TPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2011T	Sample
MSP430F2011TPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2011T	Sample
MSP430F2011TRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2011T	Sample
MSP430F2011TRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2011T	Sample
MSP430F2012IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MSP430F2012	Sample
MSP430F2012IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2012	Sample
MSP430F2012IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2012	Sample
MSP430F2012IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2012	Sample
MSP430F2012IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2012	Sample
MSP430F2012TN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	MSP430F2012T	Sample
MSP430F2012TPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2012T	Sample
MSP430F2012TPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2012T	Sample
MSP430F2012TRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2012T	Sample
MSP430F2012TRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2012T	Sample
MSP430F2013IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MSP430F2013	Sample
MSP430F2013IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2013	Sample
MSP430F2013IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	F2013	Sample



PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MSP430F2013IRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2013	Samples
MSP430F2013IRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 2013	Samples
MSP430F2013TN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	MSP430F2013T	Samples
MSP430F2013TPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2013T	Samples
MSP430F2013TPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 105	F2013T	Samples
MSP430F2013TRSAR	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2013T	Samples
MSP430F2013TRSAT	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	M430F 2013T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430F2013:

■ Enhanced Product: MSP430F2013-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Mar-2020

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F2001IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2001IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2001IRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2001IRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2001TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2001TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2001TRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2001TRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2002IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2002IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2002IRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2002IRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2002TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2002TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2002TRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2002TRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2003IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2003IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 12-Mar-2020

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F2003IRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2003IRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2003TPWR	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2003TPWR	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2003TRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2003TRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2011IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2011IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2011IRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2011IRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2011TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2011TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2011TRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2011TRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2012IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2012IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2012IRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2012IRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2012TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2012TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2012TRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2012TRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2013IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2013IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2013IRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2013IRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2013TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2013TPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F2013TRSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F2013TRSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 12-Mar-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F2001IPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2001IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2001IRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2001IRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2001TPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2001TPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2001TRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2001TRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2002IPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2002IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2002IRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2002IRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2002TPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2002TPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2002TRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2002TRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2003IPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2003IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2003IRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2003IRSAT	QFN	RSA	16	250	210.0	185.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 12-Mar-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F2003TPWR	TSSOP	PW	14	2500	367.0	367.0	35.0
MSP430F2003TPWR	TSSOP	PW	14	2500	350.0	350.0	43.0
MSP430F2003TRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2003TRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2011IPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2011IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2011IRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2011IRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2011TPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2011TPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2011TRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2011TRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2012IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2012IPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2012IRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2012IRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2012TPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2012TPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2012TRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2012TRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2013IPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2013IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2013IRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2013IRSAT	QFN	RSA	16	250	210.0	185.0	35.0
MSP430F2013TPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
MSP430F2013TPWR	TSSOP	PW	14	2000	350.0	350.0	43.0
MSP430F2013TRSAR	QFN	RSA	16	3000	367.0	367.0	35.0
MSP430F2013TRSAT	QFN	RSA	16	250	210.0	185.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES:

A. All linear dimensions are in millimeters



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated