


MIPS Instruction Set Architecture



Why Study Assembly?

Understand computers at a deeper level

Learn to write more compact and efficient code

Can sometimes hand optimize better than a compiler

More sensible for minimalistic applications
e.g. distributed sensing and systems
Eliminating OS, compilers, etc. reduce size
and power consumption
Embedded computers outnumber PCs!

Recall: Reduced Instruction Set Computing

- The early trend was to add more and more instructions to do elaborate operations this became known as Complex Instruction Set Computing(CISC)
- Opposite philosophy later began to dominate: Reduced Instruction Set Computing (RISC)
 - Simpler (and smaller) instruction set makes it easier to build fast hardware
 - Let software do the complicated operations by composing simpler ones

Common RISC Simplifications


- Fixed instruction length: Simplifies fetching instructions from memory
- Simplified addressing modes: Simplifies fetching operands from memory
- Few and simple instructions in the instruction
 - Simplifies instruction execution
- Minimize memory access instructions (load/store): Simplifies necessary hardware for memory access
- Let compiler do heavy lifting: Breaks complex statements into multiple assembly instructions

Mainstream ISAs

- Intel 80x86
 - Used in Macbooks and PCs
 - Found in Core i3, Core i5, Core i7, etc.
- Advanced RISC Machine (ARM)
 - Smart phone-like devices: iPhone, iPad, iPod,
 - The most popular RISC (20x more common than 80x86)
- MIPS
 - Networking equipment, PS2, PSP
 - Very similar to ARM

Five Components of a Computer

- We begin our study of how a computer works!
 - Control
 - Datapath
 - Memory
 - Input
 - Output



Registers are part of the Datapath

Recall: Computer Hardware Operands

- In high-level languages, number of variables limited only by available memory
- ISAs have a fixed, small number of operands called registers
 - Special locations built directly into hardware
 - Benefit:Registers are EXTREMELY FAST (faster than 1 billionth of a second)
 - Drawback: Operations can only be performed on these predetermined number of registers

MIPS Registers (1/2)

- MIPS has 32 general-purpose registers (R0-31)
 - Each register is 32 bits wide and holds a word
- Tradeoff between speed and availability
 - Smaller number means faster hardware but insufficient to hold data for typical C programs
- Registers have no type (C concept); the operation being performed determines how register contents are treated
- MIPS has also a separate set of 32 floatingpoint registers (F0-31)

MIPS Registers (2/2)

- Register denoted by \$\mathbb{C}\text{can be referenced}\$ by number (\$0-\$31) or name:
 - Registers that hold programmer variables:

Registers that hold temporary variables:

- Youll learn about the other 14 registers later
- In general, using register names makes code more readable

MIPS Instructions (1/2)

Instruction Syntax is rigid:

```
op dst, src1, src2
```

- 1 operator, 3 operands
 - op= operation name (operator)
 - dst= register getting result (destination)
 - src1= first register for operation (source 1)
 - src2= second register for operation (source 2)
- Keep hardware simple via regularity

MIPS Instructions (2/2)

- One operation per instruction, at most one instruction per line
- Assembly instructions are related to C operations (=, +, -, *, /, &, |, etc.)
 - Must be, since C code decomposes into assembly!
 - A single line of C may break up into several lines of MIPS

MIPS Instructions Example

- Your very first instructions!
 (assume here that the variables a, b, and care assigned to registers \$s1, \$s2, and \$s3, respectively)
- Integer Addition (add)
 - C:a = b + c
 - MIPS: add \$s1, \$s2, \$s3
- Integer Subtraction (sub)
 - C:a = b c
 - MIPS:sub \$s1, \$s2, \$s3

MIPS Instructions Example

Suppose a→\$s0,b→\$s1,c→\$s2, d→\$s3, and e→\$s4. Convert the following C statement to MIPS:

Comments in MIPS

- Comments in MIPS follow hash mark (#) until the end of line
 - Improves readability and helps you keep track of variables/registers!

```
add $t1, $s3, $s4 # $t1=d+e
add $t2, $s1, $s2 # $t2=b+c
sub $s0, $t2, $t1 # a=(b+c)-(d+e)
```

The Zero Register

- Zero appears so often in code and is so useful that it has its own register!
- Register zero (\$0 or \$zero) always has the value 0 and cannot be changed!
 - i.e. any instruction with \$0 as dst has no effect
- Example Uses:
 - add \$s3, \$0, \$0 # c=0
 - add \$s1, \$s2, \$0 # a=b

- Instructions, like registers and words of data, are also 32 bits long
 - Example: add \$t1, \$s1, \$s2
 - registers have numbers, \$t1=9, \$s1=17, \$s2=18
- MIPS R-type instruction format:

000000	10001	10010	01001	00000	100000
ор	rs	rt	rd	shamt	funct

Immediates


- Numerical constants are called immediates
- Separate instruction syntax for immediates:

```
opi dst, src, imm
```

- Operation names end with in replace 2nd source register with an immediate (unsigned ops that have unat end of opi names)
- Example Uses:
 - addi \$s1, \$s2, 5 # a=b+5
 - addi \$s3, \$s3, 1 # c++
- Why no subi instruction?

Five Components of a Computer

- Data Transfer instructions are between registers (Datapath) and Memory
 - Allow us to fetch and store operands in memory



Data Transfer

- C variables map onto registers; What about large data structures like arrays?
 - Dont forget *memory*, our one-dimensional array indexed by byte addresses starting at 0
- MIPS instructions only operate on registers!
- Specialized data transfer instructions move data between registers and memory

Store: register TO memoryLoad: register FROM memory

Data Transfer

Instruction syntax for data transfer:

op reg, off(baseAddr_reg)

- op= operation name (operator)
- reg= register for operation source or destination
- baseAddr_reg= register with pointer to memory (base address)
- off= address offset (immediate) in bytes (offset aka displacement)
- Accesses memory at address Reg[bAddr_reg]+off
- Reminder: A register holds a word of raw data (no type) make sure to use a register (and offset) that point to a valid memory address

Memory is Byte-Addressed

What is the smallest data type in C?

Athar, which was a byte(8 bits) Everything in multiples of 8 bits (e.g. 1 word = 4 bytes)

Memory addresses are indexed by *bytes*, not words

Word addresses are 4 bytes apart

Word addr is same as left-most byte

Addrs must be multiples of 4 to be Word-aligned?

Pointer arithmetic not done for you in assembly Must take data size into account yourself

Assume here addr of lowest byte in word is addr of word

2	2	2	
12	13	14	15
8	9	10	11
4	5	6	7

Data Transfer Instructions


- Load Word (1w)
 - Takes data at address Reg[bAddr_reg]+off
 FROM memory and places it into reg
- Store Word (sw)
 - Takes data in reg and stores it TO memory at address Reg[bAddr reg]+off
- Example Usage:

```
# addr of int A[] -> $s3, a -> $s0
lw $t0,12($s3) # $t0=A[3]
add $t0,$s2,$t0 # $t0=A[3]+a
sw $t0,40($s3) # A[10]=A[3]+a
```

Registers vs. Memory

- What if more variables than registers?
 - Keep most frequently used in registers and move the rest to memory (called spilling to memory)
- Why not all variables in memory?
 - Smaller is faster: registers 100-500 times faster
 - Registers more versatile
 - In 1 arithmetic instruction: read 2 operands, perform 1 operation, and 1 write
 - In 1 data transfer instruction: 1 read/write, no operation

Idea #3: Principle of Locality/ Memory Hierarchy



Machine Language: I-type Format

- Consider the load-word and store-word instructions,
 - What would the regularity principle have us do?
 - New principle: Good design demands a compromise
- Introduce a new type of instruction format
 - I-type for data transfer instructions
 - other format was R-type for register
- Example: lw \$t0, 32(\$s2)

35	18	8	32
on	re	rt	16 hit number

Where's the compromise?

• Small constants are used quite frequently (50% of operands)

```
e.g., A = A + 5;
        B=B+1;
        C = C -
        18;
```

- Solutions? Why not?
 - put 'typical constants' in memory and load them.
 - create hard-wired registers (like **\$zero**) for constants like one.
- MIPS instructions using constants (immediate operands):

```
addi $29, $29,
4 slti $8, $18,
10 andi $29,
$29, 6 ori $29,
$29, 4
```

Design Principle: Make the common case fast. Which format?


How about larger constants?

- We'd like to be able to load a 32 bit constant into a register
- Must use two instructions, new "load upper immediate" instruction

lui \$t0, 1010101010101010 filled with zeros 1010101010101010 0000000000000000

• Then must get the lower order bits right, i.e.,

ori \$t0, \$t0, 1010101010101010



MIPS Signed vs. Unsigned

- MIPS terms signed and unsigned appear in 3 different contexts:
 - Signed vs. unsigned bit extension
 - 1b
 - lbu
 - Detect vs. dont detect overflow
 - add, addi, sub, mult, div
 - addu, addiu, subu, multu, divu
 - Signed vs. unsigned comparison
 - slt, slti
 - sltu, sltiu

Chars and Strings

- Recall: A string is just an array of characters and a char in C uses 8-bit ASCII
- Method 1: Move words in and out of memory using bit-masking and shifting

```
lw $s0,0($s1)
andi $s0,$s0,0xFF # lowest byte
```

Method 2: Load/store byte instructions

```
1b $s0,0($s1)

sb $s0,1($s1) Addrs no longer need to be multiples of 4
```

Byte Instructions

- 1b/sb utilize the least significant byte of the register
 - On sb, upper 24 bits are ignored
 - On 1b, upper 24 bits are filled by sign-extension
- For example, let *(\$s0) = 0x00000180:

```
lb $s1,1($s0) # $s1=0x00000001
```

- 1b \$s2,0(\$s0) # \$s2=0xFFFFFF80
- sb \$s2,2(\$s0) # *(\$s0)=0x00800180
- Normally you dont want to sign-extend chars
 - Use 1bu (load byte unsigned)

Recall: Endianness

- Big Endian: Most-significant byte at least address of word
 - word address = address of most significant byte
- Little Endian: Least-significant byte at least address of word
 - word address = address of least significant byte



MIPS is big-endian

Computer Decision Making

- In C, outcomes of comparative/logical statements determined which blocks of code to execute
- In MIPS, we cantidefine blocks of code; all we have are labels
 - Defined by text followed by a colon (e.g. main:) and refers to the instruction that follows
 - Generate control flow by jumping to labels
 - C has these too, but they are considered bad style

Decision Making Instructions

- Branch If Equal (beq)
 - beq reg1,reg2,label
 - If value in reg1 = value in reg2, go to label
- Branch If Not Equal (bne)
 - bne reg1,reg2,label
 - If value in reg1 ≠ value in reg2, go to label
- Jump (j)
 - j label
 - Unconditional jump to label

Instruction Formats for Branches & Jumps

Instructions:

bne \$t4,\$t5,Label Next instruction is at Label if $t4 \neq t5$ Next instruction is at Label if $t4 \neq t5$ Next instruction is at Label if t4 = t5 Next instruction is at Label

Formats:

I	qo	rs	rt	16 bit address
.T	qo		26 b	it address

Addresses are not 32 bits

How do we handle this with load and store instructions?

Addresses in Branches and Jumps

Instructions:

bne \$t4,\$t5,Label Next instruction is at Label if **\$t4**/\$t5 beq \$t4,\$t5,Label Next instruction is at Label if **\$t4**=\$t5

Formats:

I op rs rt 16 bit address

Could specify a register (like $\operatorname{lwand}\,\operatorname{sw})$ and add it to address

- use Instruction Address Register (PC = program counter)
- most branches are local (principle of locality)
- Jump instructions just use high order bits of PC
 - address boundaries of 256 MB

Breaking Down the If Else

C Code:

```
if(i==j) {
   a = b /* then */
} else {
   a = -b /* else */
}
```

In English:

- If TRUE, execute the <u>THEN</u> block
- If FALSE, execute the <u>ELSE</u> block

MIPS (beq):

Breaking Down the If Else

C Code:

```
if(i==j) {
  a = b /* then */
} else {
  a = a-b /* else */
}
```

In English:

- If TRUE, execute the <u>THEN</u> block
- If FALSE, execute the <u>ELSE</u> block

MIPS (bne):

Loops in MIPS

- There are three types of loops in C:
 - while,do...while, and for
 - Each can be rewritten as either of the other two, so the same concepts of decision-making apply
- Key Concept: Though there are multiple ways to write a loop in MIPS, the key to decision-making is the conditional branch

C to MIPS Practice

- Lets put our all of our new MIPS knowledge to use in an example: East String Copy □
- C code is as follows:

```
/* Copy string from p to q */
char *p, *q;
while((*q++ = *p++) != \\0');
```

- What do we know about its structure?
 - Single while loop
 - Exit condition is an equality test

C to MIPS Practice

Start with code skeleton:

C to MIPS Practice

Einished code:

C to MIPS Practice

Alternate code using bne:

Other MIPS Arithmetic Instructions

- The following commands place results in the special registers HI and LO
 - Access these values with move from HI□ (mfhi dst) and move from LO (mflo dst)
- Multiplication (mult)
 - mult src1,src2
 - src1*src2: lower 32-bits in Lo, upper 32-bits in HI
- Division (div)
 - div src1,src2
 - src1/src2:puts quotient in Lo, remainder in HI

MIPS Arithmetic Instructions

Example:

```
# mod using div: $s2 = $s0 mod $s1
mod:
div $s0,$s1 # LO = $s0/$s1
mfhi $s2 # HI = $s0 mod $s1
```

Arithmetic Overflow

- Recall: Overflow occurs when there is a mistake in arithmetic due to the limited precision in computers
 - i.e. not enough bits to represent answer
- MIPS detects overflow (throws error)
 - Arithmetic unsigned instructions ignore overflow

0	verflow Detection	No Overflow Detection		
add	dst,src1,src2	addu	dst,src1,src2	
addi	dst,src1,src2	addiu	dst,src1,src2	
sub	dst,src1,src2	subu	dst,src1,src2	

Arithmetic Overflow

```
Example: Recall: this is the most negative number
# $s0=0x80000000, $s1=0x1
add $t0,$s0,$s0 # overflow (error)
addu $t1,$s0,$s0 # $t1=0
addi $t2,$s0,-1 # overflow (error)
addiu $t2,$s0,-1 # $t3=0x7FFFFFFF
sub $t4,$s0,$s1 # overflow (error)
subu $t5,$s0,$s1 # $t5=0x7FFFFFFF
```

MIPS Bitwise Instructions

Note:a→\$s1, b→\$s2, c→\$s3

Instruction	С	MIPS
And	a = b & c;	and \$s1,\$s2,\$s3
And Immediate	a = b & 0x1;	andi \$s1,\$s2,0x1
Or	a = b c;	or \$s1,\$s2,\$s3
Or Immediate	$a = b \mid 0x5;$	ori \$s1,\$s2,0x5
Not Or	$a = {(b c)};$	nor \$s1,\$s2,\$s3
Exclusive Or	a = b ^ c;	xor \$s1,\$s2,\$s3
Exclusive Or Immediate	$a = b ^ 0xF;$	xori \$s1,\$s2,0xF

Shift Instructions

- In binary, shifting an unsigned number left is the same as multiplying by the corresponding power of 2
 - Shift operations are faster
 - Does not work with shifting right/division
- Logical shift. Add zeros as you shift
- Arithmetic shift: Sign-extend as you shift
 - Only applies when you shift right (preserves sign)
- Can shift by immediate or value in a register

Shift Instructions

Instruction Name		MIPS
Shift Left Logical	sll	\$s1,\$s2,1
Shift Left Logical Variable	sllv	\$s1,\$s2,\$s3
Shift Right Logical	srl	\$s1,\$s2,2
Shift Right Logical Variable	srlv	\$s1,\$s2,\$s3
Shift Right Arithmetic	sra	\$s1,\$s2,3
Shift Right Arithmetic Variable	srav	\$s1,\$s2,\$s3

- · When using immediate, only values 0-31 are accepted
- · When using variable, only lowest 5 bits are used (read as unsigned)

Shift Instructions

```
# sample shift instructions
addi $t0,$0 ,-256 # $t0=0xFFFFFF00
sll $s0,$t0,3 # $s0=0xFFFFF800
srl $s1,$t0,8 # $s1=0x00FFFFFF
sra $s2,$t0,8 # $s2=0xFFFFFFFF

addi $t1,$0 ,-22 # $t1=0xFFFFFFFF

# low 5: 0b01010
sllv $s3,$t0,$t1 # $s3=0xFFFC0000
# same as sll $s3,$t0,10
```

Shift Instructions

```
Example 1:
```

```
# lb using lw: lb $s1,1($s0)
lw $s1,0($s0) # get word
andi $s1,$s1,0xFF00 # get 2<sup>nd</sup> byte
srl $s1,$s1,8 # shift into lowest
```

Shift Instructions

Example 2:

```
# sb using sw: sb $s1,3($s0)
lw $t0,0($s0) # get current word
andi $t0,$t0,0xFFFFFF # zero top byte
sll $t1,$s1,24 # shift into highest
or $t0,$t0,$t1 # combine
sw $t0,0($s0) # store back
```

Inequalities in MIPS

- Inequality tests: <, <=, >, and >=
 - RISC: implement all with 1 additional instruction
- Set on Less Than (slt)
 - slt dst,src1,src2
 - Stores 1 in dst if value in src1 < value in src2 and stores 0 in dst otherwise
- Combine with bne, beq, and \$0

Inequalities in MIPS

```
■ C Code:

if (a <b) {
    slt $t0,$s0,$s1
    ... /* then */ # $t0=1 if a<b
    # $t0=0 if a>=b

(let a→$$s0, b→$$s1)

bne $t0, $0,then
# go to then
# if $t0≠0
```

Inequalities in MIPS

```
■ C Code:

if (a >=b) {
    slt $t0,$s0,$s1
    ... /* then */  # $t0=1 if a<b
    # $t0=0 if a>=b

(let a→$$s0, b→$$s1)

beq $t0, $0, then
    # go to then
    # if $t0=0
```

Immediates in Inequalities

- Three variants of slt:
 - sltu dst,src1,src2: unsigned comparison
 - slti dst,src,imm: compare against constant
 - sltiu dst,src,imm: unsigned comparison against constant
- Example:

```
addi $s0,$0,-1 # $s0=0xFFFFFFFF
slti $t0,$s0,1 # $t0=1
sltiu $t1,$s0,1 # $t1=0
```

Assembly Language vs. Machine Language

- Assembly provides convenient symbolic representation
 - much easier than writing down numbers
 - e.g., destination first
- Machine language is the underlying reality
 - e.g., destination is no longer first
- Assembly can provide 'pseudoinstructions'
 - e.g., move \$t0, \$t1 exists only in Assembly
 - would be implemented using ādd \$t0,\$t1,\$zero□
- When considering performance you should count real instructions

Assembler Register

Problem:

- When breaking up a pseudo-instruction, the assembler may need to use an extra register
- If it uses a regular register, itllioverwrite whatever the program has put into it

Solution:

- Reserve a register (\$1 or \$at for assembler temporary) that assembler will use to break up pseudo-instructions
- Since the assembler may use this at any time, its not safe to code with it

MIPS: Software conventions for Registers

```
16 s0 callee saves
0 zero constant 0
1 at reserved for assembler
                                  ... (callee must save)
2v0 expression evaluation &
                                  23 s7
3 v1 function results
                                  24 t8 temporary (cont'd)
4a0 arguments 5
                                  25 t9
   a1
                                  26 k0 reserved for OS kernel
6
  a2
                                 27 k1
7
   а3
                                  28 gp Pointer to global area
  to temporary: caller saves
                                  29 sp Stack pointer
       (callee can clobber)
                                 30 fp frame pointer
31 ra Return Address (HW)
15 t7
```

MIPS ISA

MIPS Branch Machine Instructions

- Compare and Branch
 - BEQ rs, rt, offset if R[rs] == R[rt] then PC-relative branch
 - BNE rs, rt, offset<>

Compare to zero and Branch

- BLEZ rs, offsetif R[rs] <= 0 then PC-relative branch
- BGTZ rs, offset>
- BLTZ rs, offset<
- BGEZ rs, offset>=
- BLTZAL rs, offset if R[rs] < 0 then branch and link (into R 31)
- BGEZAL rs, offset >=!
- Remaining set of compare and branch ops take two instructions
- •Almost all comparisons are against zero!

Delayed Branches

```
li r3, #7
sub r4, r4, 1
bz r4, LL
addi r5, r3, 1
subi r6, r6, 2
LL: slt r1, r3, r5

subi r3, #7


←Delay Slot Instruction
```

- In the Raw®MIPS, the instruction after the branch is executed even when the branch is taken
 - This is hidden by the assembler for the MIPS **virtual machine**
 - allows the compiler to better utilize the instruction pipeline (???)
- Jump and link (jalinst):
 - Put the return addr. Into link register (R31):
 - PC+4 (logical architecture)
 - PC+8 physical (Raw) architecture ⇒delay slot executed
 - Then jump to destination address

Miscellaneous MIPS I Instructions

- breakA breakpoint trap occurs, transfers control to exception handler
- syscall A system trap occurs, transfers control to exception handler
- coprocessor instrs.Support for floating point
- TLB instructionsSupport for virtual memory: discussed later
- restore from exception Restores previous interrupt mask & kernel/user mode bits into status register
- load word left/rightSupports misaligned word loads
- store word left/rightSupports misaligned word stores

MIPS Addressing Modes/Instruction Formats



· Register Indirect?

MIPS R3000 Instruction Set Architecture (Summary)

Registers

R0 - R31

РС

н

- Register Set
 - 32 general 32-bit registers
 - Register zero (\$R0) always zero
 - Hi/Lo for multiplication/division
- Instruction Categories
 - Load/Store
 - Computational
 - Integer/Floating point
 - Jump and Branch
 - Memory Management
 - Special
- 3 Instruction Formats: all 32 bits wide

OP	rs	rt	rd	sa	funct	
OP	rs	rt	immediate			
OP	OP jump target					

Summary: Salient features of MIPS I

- 32-bit fixed format inst(3 formats)
- 32 32-bit GPR (R0 contains zero) and 32 FP registers (and HI LO)
 - partitioned by software convention
- · 3-address, reg-reg arithmetic instr.
- Single address mode for load/store: base+ displacement (offset)
 - no indirection, scaled
- · 16-bit immediate plus LUI
- · Simple branch conditions
 - compare against zero or two registers for =,≠
 - no integer condition codes
- · Delayed branch
 - execute instruction after a branch (or jump) even if the branch is taken

(Compiler can fill a delayed branch with useful work about 50% of the time)

MIPS delayed branch too much implementation exposure at the ISA level

Acknowledgements

- These slides contain material developed and copyright by:
 - Morgan Kauffmann (Elsevier, Inc.)
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
 - Justin Hsia (UCB)