

SigmaStar Camera Timer 使用参考



© 2018 SigmaStar Technology Corp. All rights reserved.

SigmaStar Technology makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, non-infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by SigmaStar Technology arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

SigmaStar is a trademark of SigmaStar Technology Corp. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.



{Product Description} {Document Name + Version}

REVISION HISTORY

| Revision No. | Description | Date |
|---------------------|---------------------|--------------|
| {000001} | • {Initial release} | {07/28/2018} |



{Product Description} {Document Name + Version}

TABLE OF CONTENTS

| REVISION HISTORY | | |
|----------------------------------|----|-----|
| TABLE OF CONTENTS 错误!未 | | |
| 1. 使用说明 错误!未 | 定义 | |
| 1.1. Enable Timer | | |
| 1.2. Set Maximum 错误!未 | 定义 | 书签。 |
| 2. REGISTER TABLE 错误!未 | 定义 | 书签。 |
| 2.1. TIMER0 Register (Bank = 30) | 定义 | 书签。 |
| 2.2. TIMER1 Register (Bank = 30) | 定义 | 书签。 |
| 2.3. TIMER2 Register (Bank = 30) | 定义 | 书签。 |



{Product Description} {Document Name + Version}


1. 使用说明

1.1. Enable Timer

- 1. Enable Timer engine set "TIMER_EN" to 1
- 2. Trigger counter set" TIMER_TRIG" to 1.
- 3. Read timer from register "TIMER_CAP[31:0]"

1.2. Set Maximum

- 1. Set the value to "TIMER_MAX[31:0]".
- 2. Enable timer
- 3. If counter over the "TIMER_MAX[31:0]", then "TIMER_HIT" will assert.





2. REGISTER TABLE

2.1. TIMER0 Register (Bank = 30)

| TIMERO Register (Bank = 30) | | | | | | |
|----------------------------------|------------------|---|--|-----------------------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| 10h REG3020 7:0 | | 7:0 | Default: 0x00 | Access : R/W | | |
| (3020h) | - | 7:2 | Reserved. | | | |
| | TIMER_TRIG | 1 | set: Enable timer counting one time (from 0 to max, then stop). clear: By reset itself OR set reg_timer_en. | | | |
| | TIMER_EN | 0 set: Enable timer counting rolled (from 0 rolled). clear: By reset itself OR set reg_timer_trig | | rolled (from 0 to max, then | | |
| 10h | REG3021 | 7:0 | Default : 0x00 | Access : R/W | | |
| (3021h) | - | 7:1 | Reserved. | | | |
| | TIMER_INT_EN | 0 | set: Enable interrupt. clear: By reset itself. | | | |
| 11h | REG3022 | 7:0 | Default: 0x00 | Access : RO | | |
| (3022h) | - | 7:1 | Reserved. | | | |
| | TIMER_HIT | 0 | assert: When counter enabled and matches reg_timer_max. deassert: By write 1 OR set reg_timer_en, reg_timer_once, reg_timer_max. | | | |
| 12h | REG3024 | 7:0 | Default : 0xFF | Access : R/W | | |
| (3024h) | TIMER_MAX[7:0] | 7:0 | Timer maximum value. | | | |
| 12h | REG3025 | 7:0 | Default : 0xFF | Access : R/W | | |
| (3025h) | TIMER_MAX[15:8] | 7:0 | See description of '3024h'. | | | |
| 13h | REG3026 | 7:0 | Default : 0xFF | Access : R/W | | |
| (3026h) | TIMER_MAX[23:16] | 7:0 | See description of '3024h'. | | | |
| 13h | REG3027 | 7:0 | Default : 0xFF | Access : R/W | | |
| (3027h) TIMER_MAX[31:24] 7:0 See | | See description of '3024h'. | | | | |
| 14h | REG3028 | 7:0 | Default : 0x00 | Access : RO | | |
| (3028h) | TIMER_CAP[7:0] | 7:0 | Timer current value. | | | |



{Product Description} {Document Name + Version}

| TIMERO Register (Bank = 30) | | | | | | |
|-----------------------------|------------------|-----|--|-------------|--|--|
| Index (Absolute) | Mnemonic | Bit | Description | | | |
| | | | Note: With non-32-bit-data system, please read from LSB. | | | |
| 14h | REG3029 | 7:0 | Default: 0x00 | Access : RO | | |
| (3029h) | TIMER_CAP[15:8] | 7:0 | See description of '3028h'. | | | |
| 15h | REG302A | 7:0 | Default: 0x00 | Access : RO | | |
| (302Ah) | TIMER_CAP[23:16] | 7:0 | See description of '3028h'. | | | |
| 15h | REG302B | 7:0 | Default: 0x00 | Access : RO | | |
| (302Bh) | TIMER_CAP[31:24] | 7:0 | See description of '3028h'. | | | |



{Product Description} {Document Name + Version}

2.2. TIMER1 Register (Bank = 30)

| TIMER1 Re | gister (Bank = 30) | | | |
|---------------------|--------------------|-----|--|----------------------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 20h | REG3040 | 7:0 | Default : 0x00 | Access : R/W |
| (3040h) | - | 7:2 | Reserved. | |
| | TIMER_TRIG | 1 | set: Enable timer counting one time (from 0 to max, then stop). clear: By reset itself OR set reg_timer_en. | |
| | TIMER_EN | 0 | set: Enable timer counting rolled (from 0 to max, then rolled). clear: By reset itself OR set reg_timer_trig. | |
| 20h | REG3041 | 7:0 | Default : 0x00 | Access : R/W |
| (3041h) | - | 7:1 | Reserved. | |
| | TIMER_INT_EN | 0 | set: Enable interrupt. clear: By reset itself. | |
| 21h | REG3042 | 7:0 | Default: 0x00 | Access : RO |
| (3042h) | - | 7:1 | Reserved. | |
| | TIMER_HIT | 0 | assert: When counter enabled and matches reg_timer_max. deassert: By write 1 OR set reg_timer_en, reg_timer_once, reg_timer_max. | |
| 22h | REG3044 | 7:0 | Default : 0xFF | Access : R/W |
| (3044h) | TIMER_MAX[7:0] | 7:0 | Timer maximum value. | • |
| 22h | REG3045 | 7:0 | Default : 0xFF | Access : R/W |
| (3045h) | TIMER_MAX[15:8] | 7:0 | See description of '3044h'. | |
| 23h | REG3046 | 7:0 | Default : 0xFF | Access : R/W |
| (3046h) | TIMER_MAX[23:16] | 7:0 | See description of '3044h'. | |
| 23h | REG3047 | 7:0 | Default : 0xFF | Access : R/W |
| (3047h) | TIMER_MAX[31:24] | 7:0 | See description of '3044h'. | |
| 24h | REG3048 | 7:0 | Default: 0x00 | Access : RO |
| (3048h) | TIMER_CAP[7:0] | 7:0 | Timer current value. Note: With non-32-bit-data LSB. | a system, please read from |
| 24h | REG3049 | 7:0 | Default: 0x00 | Access : RO |
| (3049h) | TIMER_CAP[15:8] | 7:0 | See description of '3048h'. | |
| 25h | REG304A | 7:0 | Default: 0x00 | Access : RO |



{Product Description} {Document Name + Version}

| TIMER1 Register (Bank = 30) | | | | | |
|-----------------------------|------------------|-----|-----------------------------|-------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (304Ah) | TIMER_CAP[23:16] | 7:0 | See description of '3048h'. | | |
| 25h | REG304B | 7:0 | Default : 0x00 | Access : RO | |
| (304Bh) | TIMER_CAP[31:24] | 7:0 | See description of '3048h'. | | |



{Product Description} {Document Name + Version}

2.3. TIMER2 Register (Bank = 30)

| TIMER2 Re | gister (Bank = 30) | | | |
|---------------------|--|-----|--|--------------|
| Index (Absolute) | Mnemonic | Bit | Description | |
| 30h | REG3060 | 7:0 | Default : 0x00 | Access : R/W |
| (3060h) | - | 7:2 | Reserved. | |
| | TIMER_TRIG | 1 | set: Enable timer counting one time (from 0 to max, then stop). clear: By reset itself OR set reg_timer_en. | |
| | TIMER_EN | 0 | set: Enable timer counting rolled (from 0 to max, then rolled). clear: By reset itself OR set reg_timer_trig. | |
| 30h | REG3061 | 7:0 | Default : 0x00 | Access : R/W |
| (3061h) | - | 7:1 | Reserved. | |
| | TIMER_INT_EN | 0 | set: Enable interrupt. clear: By reset itself. | |
| 31h | REG3062 | 7:0 | Default : 0x00 | Access : RO |
| (3062h) | - | 7:1 | Reserved. | |
| | TIMER_HIT | 0 | assert: When counter enabled and matches reg_timer_max. deassert: By write 1 OR set reg_timer_en, reg_timer_once, reg_timer_max. | |
| 32h | REG3064 | 7:0 | Default : 0xFF | Access : R/W |
| (3064h) | TIMER_MAX[7:0] | 7:0 | Timer maximum value. | • |
| 32h | REG3065 | 7:0 | Default : 0xFF | Access : R/W |
| (3065h) | TIMER_MAX[15:8] | 7:0 | See description of '3064h'. | |
| 33h | REG3066 | 7:0 | Default : 0xFF | Access : R/W |
| (3066h) | TIMER_MAX[23:16] | 7:0 | See description of '3064h'. | |
| 33h | REG3067 | 7:0 | Default : 0xFF | Access : R/W |
| (3067h) | TIMER_MAX[31:24] | 7:0 | See description of '3064h'. | |
| 34h | REG3068 | 7:0 | Default : 0x00 | Access : RO |
| (3068h) | (3068h) TIMER_CAP[7:0] 7:0 Timer current value. Note: With non-32-bit-data syst LSB. | | a system, please read from | |
| 34h | REG3069 | 7:0 | Default : 0x00 | Access : RO |
| (3069h) | TIMER_CAP[15:8] | 7:0 | See description of '3068h'. | |
| 35h | REG306A | 7:0 | Default : 0x00 | Access : RO |



{Product Description} {Document Name + Version}

| TIMER2 Register (Bank = 30) | | | | | |
|-----------------------------|------------------|-----|-----------------------------|-------------|--|
| Index (Absolute) | Mnemonic | Bit | Description | | |
| (306Ah) | TIMER_CAP[23:16] | 7:0 | See description of '3068h'. | | |
| 35h | REG306B | 7:0 | Default : 0x00 | Access : RO | |
| (306Bh) | TIMER_CAP[31:24] | 7:0 | See description of '3068h'. | | |