



# I/O and Storage: I/O Basics

CS 571: *Operating Systems (Spring 2020)*

Lecture 9a

Yue Cheng

Some material taken/derived from:

- Wisconsin CS-537 materials created by Remzi Arpacı-Dusseau.

Licensed for use under a Creative Commons Attribution-NonCommercial-ShareAlike 3.0 Unported License.

# I/O Devices


# Why I/O?

- I/O == Input/Output
- What good is a computer without any I/O devices?
  - Keyboard, display, disks...


# Why I/O?

- I/O == Input/Output
- What good is a computer without any I/O devices?
  - Keyboard, display, disks...
- We want
  - **Hardware:** which will provide direct physical interfaces
  - **OS:** which can interact with different combinations


# Prototypical System Architecture




# Prototypical System Architecture



# Prototypical System Architecture




# Canonical I/O Device




# Canonical I/O Device


OS reads from and writes to these



# Canonical I/O Device



# A Hard Disk Drive PCB Example



# A Basic I/O Protocol

User Proc

OS

| while (STATUS == BUSY)

; // spin

I/O device


I/O req { 2. Write data to DATA register ← H/w.  
3. Write command to COMMAND register →

↓ → 4 while (STATUS == BUSY)

; // spin

I/O  
intmed


# A Basic I/O Protocol



```
while (STATUS == BUSY)           //1  
    ; // spin  
Write data to DATA register     //2  
Write command to COMMAND register //3  
while (STATUS == BUSY)           //4  
    ; // spin
```


# A Basic I/O Protocol

Process A wants to do I/O



```
while (STATUS == BUSY)          //1  
    ; // spin  
  
Write data to DATA register    //2  
Write command to COMMAND register //3  
while (STATUS == BUSY)          //4  
    ; // spin
```

# A Basic I/O Protocol



```
while (STATUS == BUSY)  
    ; // spin (polling).
```

//1


```
Write data to DATA register //2
```

```
Write command to COMMAND register //3
```

```
while (STATUS == BUSY) //4
```


```
    ; // spin
```

# A Basic I/O Protocol




```
while (STATUS == BUSY) //1  
    ; // spin  
  
Write data to DATA register //2  
Write command to COMMAND register //3  
  
while (STATUS == BUSY) //4  
    ; // spin
```

# A Basic I/O Protocol




```
while (STATUS == BUSY)                                //1  
    ; // spin  
Write data to DATA register                      //2  
Write command to COMMAND register //3  
while (STATUS == BUSY)                                //4  
    ; // spin      (polling),
```

# A Basic I/O Protocol




```
while (STATUS == BUSY) //1  
    ; // spin  
  
Write data to DATA register //2  
Write command to COMMAND register //3  
  
while (STATUS == BUSY) //4  
    ; // spin
```

# Interrupts



```
while (STATUS == BUSY) //1  
    wait for interrupt;  
Write data to DATA register //2  
Write command to COMMAND register //3  
while (STATUS == BUSY) //4  
    wait for interrupt;
```

# Interrupts



```
while (STATUS == BUSY) //1  
    wait for interrupt;  
Write data to DATA register //2  
Write command to COMMAND register //3  
while (STATUS == BUSY) //4  
    wait for interrupt;
```

# Interrupts vs. Polling

- Any potential issues for interrupts?


# Interrupts vs. Polling

- Any potential issues for interrupts?
- Interrupts can lead to **livelock**
  - E.g., flood of network packets

# Interrupts vs. Polling


- Any potential issues for interrupts?
- Interrupts can lead to **livelock**
  - E.g., flood of network packets
- Techniques
  - Hybrid approach: polling + interrupts
  - Interrupt coalescing: batching a bunch of interrupts in one go

# Where else Can We Optimize?



```
while (STATUS == BUSY) //1  
    wait for interrupt;  
Write data to DATA register //2  
Write command to COMMAND register //3  
while (STATUS == BUSY) //4  
    wait for interrupt;
```

# Data Transfer




```
while (STATUS == BUSY) //1  
    wait for interrupt;  
→ Write data to DATA register //2  
Write command to COMMAND register //3  
while (STATUS == BUSY) //4  
    wait for interrupt;
```

# Programmed I/O vs. Direct Memory Access

- PIO (Programmed I/O)
  - CPU directly tells device what data is
  - CPU involved in data transfer
- DMA (Direct Memory Access)
  - CPU leaves data in memory
  - DMA hardware does data copy

# PIO Data Flow

1. Executing P1 on CPU





P<sub>1</sub>




→ Disk

# PIO Data Flow

2. Copy data from  
memory via CPU




# PIO Data Flow





# PIO Data Flow

4. Done with I/O, Disk  
interrupts P2 and re-  
schedules P1 on CPU



# DMA Data Flow


1. Executing P1 on CPU




→ DMA

Disk


# DMA Data Flow




# DMA Data Flow



# DMA Data Flow



# DMA



```
while (STATUS == BUSY)           //1
    wait for interrupt;
Initiate DMA transfer          //2a
Wait for interrupt             //2b
Write command to COMMAND register //3
while (STATUS == BUSY)          //4
    wait for interrupt;
```