


MZSC2AM_(LINARO 96) Rev:0.3


PAGE	TITLE				
01	COVER SHEET				
02	BLOCK DIAGRAM				
03	DDR_CH0_CPU				
04	DDR_CH1_CPU				
05	DDR_CH0_DIMM_1				
06	DDR_CH0_DIMM_2				
07	DDR_CH1_DIMM_1				
08	DDR_CH1_DIMM_2				
09	SPI FLASH & EMMC				
10	CPU STRAP, PM, I2C & HSUART				
11	CPU CLK & EXPANSION CN				
12	UART to USB				
13	CPU POWER_1				
14	CPU POWER_2				
15	ETHERNET RTL8211E_1				
16	ETHERNET RTL8211E_2				
17	ETHERNET RTL8211E_3				
18	PCIE SW ASM1184E				
19	PCIEx16 CONNECTOR				
20	PCIe to SATA ASM1061				
21	PCIe to USB3.0_uPD720201_1				
22	PCIe to USB3.0_uPD720201_2				
23	ATX				
24	Power P0V95 & P_USB3VDD10				
25	POWER_P2V5 & P1V8				
26	POWER_P1V2 & DDR4VTT				
27	POWER_P1V2-DDR				
28	POWER_P1V8-DDR				
29	POWER_P1V8-PCIE				
30	POWER_P0V95-PCIE				


PAGE	TITLE
31	POWER_P2V5-DDR
32	POWER_DDR4VTT-DDR
33	GPIO & SMBus Table
34	SCREW HOLE & COUPON
35	POWER MAP
36	REVISION HISTORY












































































P1V2-DDR0




P1V2-DDR1




Rev 0.3

MZSC2AM_(LINARO 96)

P1V8-DDR0




P1V8-DDR1




Rev 0.3

MZSC2AM_(LINARO 96)

P1V8-PCIE0




P1V8-PCIE1




Rev 0.3

MZSC2AM_(LINARO 96)


P0V95-VDDIO-PCIE0




P0V95-VDDIO-PCIE1



P2V5-DDR0




P2V5-DDR1




Rev 0.3

MZSC2AM_(LINARO 96)

DDR4VTT-DDR0



DDR4VTT-DDR1



Rev 0.3

MZSC2AM_(LINARO 96)

GPIO Table(SIO)

SIO Pin Out (pin number)	Net Name	I/O	Usage(Hi/Lo/Chipset Default)
PD0(N38)		INPUT	CONNECT TO DSW3_PIN1
PD1(N37)		INPUT	CONNECT TO DSW3_PIN2
PD2(N36)		INPUT	CONNECT TO DSW3_PIN3
PD3(N34)		INPUT	CONNECT TO DSW3_PIN4
PD4(P38)		INPUT	CONNECT TO DSW3_PIN5
PD5(P37)		INPUT	CONNECT TO DSW3_PIN6
PD6(P35)		INPUT	CONNECT TO DSW3_PIN7
PD7(P34)		INPUT	CONNECT TO DSW3_PIN8
PD8(R38)	PSIN#-1V8	INPUT	POWER BUTTOM PUSH 4sec. for POWEROFF REQUEST
PD9(R36)	PWROFF#	ОИТРИТ	TURN OFF ATX POWER SUPPLY (ACTIVE:LOW)
PD10(R35)	CPU-PD10	1/0	GPIO
PD11(R34)	CPU-PD11	1/0	GPIO
PD12(T38)	CPU-PD12	1/0	GPIO
PD13(T37)	CPU-PD13	1/0	GPIO
PD14(T36)	PCIE1EXTINT	INPUT	PCIE1 PRESET DETECT(ACTIVE:LOW)
PD15(T34)	PCIE0EXTINT	INPUT	PCIEO PRESET DETECT(ACTIVE:LOW)
PD16(U38)	PHY2-INT#	INPUT	PHY2 INTERRUPT
PD17(U37)	PHY1-INT#	INPUT	PHY1 INTERRUPT
PD18(U35)	CPU-PD18	1/0	GPIO
PD19(U34)	CPU-PD19	1/0	GPIO
PD20(V38)	CPU-PD20	1/0	GPIO
PD21(V36)	CPU-PD21	1/0	GPIO
PD22(V35)	CPU-PD22	1/0	GPIO
PD23(V34)	CPU-PD23	1/0	GPIO
PD24(W38)	CPU-PD24	1/0	GPIO
PD25(W37)	CPU-PD25	1/0	GPIO
PD26(W36)	PEC-PD26	OUTPUT	P2V5-DDR1/P1V2-DDR1/DDR4VTT-DDR1 POWER ENABLE CONTROL(ACTIVE:LOW)
PD27(W34)	PEC-PD27	ОИТРИТ	P1V8-DDR1 POWER ENABLE CONTROL(ACTIVE:LOW)
PD28(Y38)	PEC-PD28	OUTPUT	P2V5-DDR0/P1V2-DDR0/DDR4VTT-DDR0 POWER ENABLE CONTROL(ACTIVE:LOW)
PD29(Y37)	PEC-PD29	OUTPUT	P1V8-DDR0 POWER ENABLE CONTROL(ACTIVE:LOW)
PD30(Y35)	PEC-PD30	OUTPUT	POV95-PCIE1/P1V8-PCIE1 POWER ENABLE CONTROL(ACTIVE:LOW)
PD31(Y34)	PEC-PD31	OUTPUT	POV95-PCIEO/P1V8-PCIEO POWER ENABLE CONTROL(ACTIVE:LOW)

