```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity reg is
   port(rin: in std_logic_vector(3 downto 0);
        en, clk: in std_logic;
        rout: out std_logic_vector(3 downto 0));
end entity;

architecture r of reg is
signal rt: std_logic_vector(3 downto 0);
begin
   process(clk)
   begin
      if(falling_edge(clk)) then
         if (en = '1') then
            rt <= rin;
         end if;
      end if;
   end process;
rout <= rt;
end r;
```