



## TCAD Modeling of SEE in a 90 nm Blk CMOS Process

Courtesy John Barney

| barneyjo@iu.edu







CREATE INDIANA UNIVERSITY

3

