

# **Total Ionizing Dose** *Modeling Mechanisms of TID*

#### Daniel Loveless

Director, IU Center for Reliable and Trusted Electronics (IU CREATE) Associate Professor of Intelligent Systems Engineering Luddy School of Informatics, Computing, and Engineering Indiana University

## **Module 5: Objective and Outcomes**

- This module will
  - Overview the basic modeling techniques for MOS technologies
  - Details the basic principles of total ionizing dose
  - Introduce state-of-the-art techniques for modeling TID in MOS technologies
- Student Outcomes
  - 1. Students will demonstrate an understanding of cumulative radiation effects.
  - 2. Students will demonstrate an understanding of the primary compact modeling strategies in modern circuit simulation software.
  - 2. Students will apply modeling strategies for aiding in the understanding of total ionizing dose.

## Thanks to ...



Hugh Barnaby
Professor of Electrical
Engineering, Arizona
State University




Ivan Sanchez Esqueda Assistant Professor of Electrical Engineering, Arizona State University





# The Need for Experimentation



X-ray photograph of DNA in the B form taken by Rosalind Franklin in 1952.


- J. D. Watson, The Double Helix




By Raymond Gosling/King 's College London - <a href="http://www-project.slac.stanford.edu/wis/images/photo\_51.jpg">http://www-project.slac.stanford.edu/wis/images/photo\_51.jpg</a>, Fair use, <a href="https://en.wikipedia.org/w/index.php?curid=38068629">https://en.wikipedia.org/w/index.php?curid=38068629</a>

## The Need for Modeling





By K K Mardaneh, 06/28 2022



## **Module Outline**

#### Introduction

Compact Modeling for Circuit Simulation

## Modeling Mechanisms of Cumulative Radiation Effects

- Ionizing Radiation Effects (TID)
- Displacement Damage (DD) not covered in this course

## Modeling MOSFET Devices and Circuits

- MOSFET Structure and Operation
- Compact Models for MOSFETs
- Modeling Impact of TID on MOSFET I-V characteristics
- Simulating TID and Aging Effects in CMOS Circuits


## Summary

05


# Compact Modeling for Circuit Simulation

#### SPICE EDA for Circuit Analysis

The "Simulation Program with Integrated Circuit Emphasis," **SPICE**, was developed in 1972 by Larry Nagel at the University of California, Berkeley.



```
DIFFPAIR CKT - SIMPLE DIFFERENTIAL PAIR
VIN 1 0 SIN (0 0.1 5MEG 5NS) AC 1
VCC 8 0 12
VEE 9 0 -12
Q1 4 2 6 QNL
Q2 5 3 6 QNL
RS1 1 2 1K
RS2 3 0 1K
RC1 4 8 10K
RC2 5 8 10K
Q3 6 7 9 QNL
Q4 7 7 9 QNL
Q4 7 7 9 QNL
RSIAS 7 8 20K
MODEL QNL NPN (BF=80 RB=100 CCS=2PF TF=0.3NS TR=6NS CJE=3PF
+ CJC=2PF VA=50)
END
```



By W. R. Huber, IEEE Solid-State Circuits Magazine, 2019

By L. W. Nagel, no. ERL-M520, 1975

#### Compact Modeling for EDA

#### The purpose of compact modeling

to derive simple, fast and accurate analytical representations of the terminal electrical characteristics of transistors. Compact models are needed to compute numerically the transistor characteristics, rapidly enough, for use in circuit simulators to design and optimize the performance of silicon monolithic integrated circuits ...


C. T. Sah

The Compact Model Coalition (CMC) selects and maintains an active list of accepted compact models, e.g.,


- MOSFETs: BSIM3, BSIM4, BSIMSOI, BSIM-CMG, EKV and PSP
- BJTs: Ebers-Moll and Gummel-Poon, HICUM, MEXTRAM

C. T. Sah, TechConnect Briefs, 2005

#### History of Compact Modeling for MOSFET



#### The Pao-Sah Model (for n-channel MOSFET)




 $I_{DS} = \mu \frac{W}{L} \int_{0}^{V_{DS}} \left( \int_{0}^{\psi_{S}} qn(\psi, V) \frac{dx}{d\psi} d\psi \right) dV$  channel potential

$$\psi_S = V_{GS} - V_{fb} + \frac{Q_S}{C_{OX}}$$

surface potential

By Pao and Sah, Solid-State Electron, 1966. In Taur and Ning, Modern VLSI Devices, 1998

#### The Charge Sheet Approximation



$$Q_S = C_{OX} (V_{GS} - V_{fb} - \psi_S)$$
 $Q_d = \sqrt{2\epsilon_{Si}qN_A\psi_S}$ 
 $Q_i = C_{OX} (V_{GS} - V_{fb} - \psi_S) - \sqrt{2\epsilon_{Si}qN_A\psi_S}$ 
 $\psi_S = 2\phi_B + V$ 
Channel potential
Bulk potential

$$I_{DS} = u \frac{W}{L} C_{OX} \left[ \left( V_{GS} - V_{fb} - 2\phi_B - \frac{V_{DS}}{2} \right) V_{DS} - \frac{2}{3} \gamma \left[ (2\phi_B - V_{DS})^{3/2} - (2\phi_B)^{3/2} \right] \right]$$

#### Threshold Voltage Model

Threshold Voltage

$$V_t = V_{fb} + 2\phi_B + \gamma \sqrt{2\phi_B}$$

Drain Current in Triode Mode

$$I_{DS} = u \frac{W}{L} C_{OX} \left[ (V_{GS} - V_t) V_{DS} - \frac{n}{2} V_{DS}^2 \right]$$

Drain Current in Saturation

$$I_{DSsat} = u \frac{W}{L} C_{OX} \frac{(V_{GS} - V_t)^2}{2n}$$

#### BSIM4 Vt-based Compact Model

#### Strong Inversion Current


$$I_{ds} = \mu_{eff} C_{ox} \frac{W}{L} \frac{1}{1 + V_{ds} / E_{sot} L} (V_{gx} - V_{th} - A_{bulk} V_{ds} / 2) V_{ds}$$

#### **Subthreshold Current**

$$I_{ds} = I_{s0}(1 - \exp(-\frac{V_{ds}}{v_t})) \exp(\frac{V_{gs} - V_{th} - V_{off}}{nv_t})$$

$$n = 1 + N_{factor} \frac{C_d}{C_{ox}} + \frac{\left(C_{dsc} + C_{dscd}V_{ds} + C_{dsch}V_{hoeff}\right)\left(\exp(-D_{VT1}\frac{L_{eff}}{2l_t}) + 2\exp(-D_{VT1}\frac{L_{eff}}{l_t})\right)}{C_{ox}} + \frac{C_{it}}{C_{ox}}$$

In BSM3 V3.2 Manual, 1998



.MODEL PMOD PMOS (LEVEL=11 TOX=5e-9 K1=0 K2=0 NCH=5E17 NSUB=5E17 VTH0=-0.4631 IS=1E-18

- +VOFF=-.055 U0=300 NFACTOR=1 NLX=0 K3=0 DVT0W=0 DVT0=0 ETA0=0 ETAB=0 UA=0 UB=0 UC=0
- +JSGBR=1E-8 JSDBR=1E-8 JSGSR=1E-8 JSDSR=1E-8 JSGGR=1E-8 JSDGR=1E-8 DIOMOD=0 PSCBE1=0 PSCBE2=0
- +BF=.0001 CIT=0)

#### Surface Potential Model

Surface Potential at Source

$$\psi_{S0} = V_{GB} - V_{fb} - \gamma \left( \psi_{S0} + \frac{kT}{q} e^{q(\psi_{S0} - 2\psi_B - V_{SB})/kT} \right)$$

Surface Potential at Source

$$\psi_{SL} = V_{GB} - V_{fb} - \gamma \left( \psi_{SL} + \frac{kT}{q} e^{q(\psi_{SL} - 2\psi_B - V_{DB})/kT} \right)$$

Channel Drift
Current


$$I_{DS1} = u \frac{w}{L} C_{OX} \left[ \left( V_{GB} - V_{fb} \right) (\psi_{SL} - \psi_{S0}) - \frac{1}{2} (\psi_{SL}^2 - \psi_{S0}^2) - \frac{2}{3} \gamma \left( \psi_{SL}^{3/2} - \psi_{S0}^{3/2} \right) \right]$$


Channel Diffusion
Current

$$I_{DS2} = u \frac{W}{L} C_{OX} \left[ \frac{kT}{q} (\psi_{SL} - \psi_{S0}) + \frac{kT}{q} \gamma \left( \psi_{SL}^{1/2} - \psi_{S0}^{1/2} \right) \right]$$

In Tsividis and McAndrew, 2011

#### Surface Potential vs. Vth Model






05

# Modeling Mechanisms of Cumulative Radiation Effects

#### **Hole Trapping Processes**



#### Modeling Hole Trapping

$$\Delta N_{ot} = D g_0 f_y(\vec{\varepsilon}) N_T \sigma(\vec{\varepsilon}) t_{ox}$$

(by Fleetwood et al., TNS, 1994)

#### **Model Parameters**

D - total dose [rad]

 $g_0$  - 8.1 x 10<sup>12</sup> [ehp/radcm<sup>3</sup>]

fy - field dependent hole yield [hole/ehp]


N<sub>T</sub> - trapping efficiency [trapped hole/hole]

a - field dependent cross-sectional area [cm²]

tox - oxide thickness [cm]

ε - local electric field [V/cm]

#### Interface Trap Formation



#### Modeling Interface Trap Formation

$$\Delta N_{it} = Dg_0 f_y(\vec{\varepsilon}) N_{DH} \sigma_{DH} N_{SiH} \sigma_{it} \frac{t_{ox}^2}{2}$$

#### **Model Parameters**

(by Rashkeev et al. TNS, 2002)

- D total dose [rad]
- $g_0$  8.1 x 10<sup>12</sup> [ehp/radcm<sup>3</sup>]
- fy field dependent hole yield [hole/ehp]
- N<sub>DH</sub> Hydrogen defects [cm<sup>3</sup>]
- a<sub>DH</sub> cross-section for hole trapping at hydrogen defects [cm<sup>2</sup>]
- N<sub>SiH</sub> passivated dangling bands [cm<sup>-2</sup>]
- a<sub>it</sub> cross-section for Hydrogen trapping [cm²]
- tox oxide thickness [cm]


05

# **Modeling MOSFET Devices** and Circuits

# **MOSFET** structure


#### (bulk MOSFET)

#### 28 nm bulk MOSFET



J. Yuan et al., IEEE ICSICT, 2010.

#### Bulk MOSFET cross-sectional schematic




## In this section of the short course:

- What are the (compact) modeling techniques to describe MOSFET operation?
- How are TID effects introduced into these models?
- Will focus on steadystate (DC) operation.

## **Critical Parameters**

#### (bulk MOSFET)




## **Example: 28 nm MOSFET data**


#### Measured at room temperature (300 K)



n-channel MOSFET W = 200 nmL = 30 nm




#### **Output characteristics**



- Fix V<sub>gs</sub>, sweep V<sub>ds</sub>
- Linear region: low V<sub>ds</sub> (I ~ V)
- Saturation region: high V<sub>ds</sub>
- Critical voltage V<sub>dsat</sub>


#### Transfer characteristics




- Fix V<sub>ds</sub>, sweep V<sub>gs</sub>
- Critical voltage V<sub>T</sub> (threshold)
- Subthreshold region: V<sub>gs</sub> < V<sub>T</sub>
- Above V<sub>T</sub>, device is "on"

## Subthreshold current


#### Plot I<sub>ds</sub> in log-scale!



- Current not zero for V<sub>qs</sub> below V<sub>T</sub>
- We can see subthreshold current when I<sub>ds</sub> plotted in log scale
- Below V<sub>T</sub> current increases exponentially with V<sub>gs</sub>
- V<sub>T</sub> changes with V<sub>ds</sub>! Draininduced barrier lowering (DIBL)
- ► What happens to these MOSFET parameters (Ion, Ioff, VT, S) with TID?
- How do we capture TID effects in compact models for circuit simulations?





## A qualitative view of MOSFET operation








Flat-band voltage is the gate voltage needed to make the bands flat















- Gate voltages above flatband result in positive surface potentials.
- Energy bands bend down, depletes surface of holes, builds up layer of electron charge (the inversion charge)
- When surface potential is twice the bulk potential, density of electrons at surface is equivalent to density of holes in bulk.
- We call this onset of strong inversion

## **Current-Voltage Relation**

#### Linear (low V<sub>ds</sub>) region

 With V<sub><(</sub> > V<sub>=</sub>, the device is "on" and there is charge in the channel: Q<sub>></sub>





• Current is given by: 
$$I = -WQ_iv$$

• 
$$Q_i = -C_{ox}(V_{gs} - V_T)$$

• 
$$C_{ox} = \varepsilon_{ox}/t_{ox}$$

• 
$$v = \mu_n \mathcal{E}$$

• 
$$\mathcal{E} = V_{ds}/L$$

$$\Rightarrow I = \frac{W}{L} \mu_n C_{ox} (V_{gs} - V_T) V_{ds}$$

Valid for small  $V_{ds}$ ,  $V_{gs} > V_T$ 


$$I_{ds} = \mu_{eff} C_{cx} \frac{W}{L} \frac{1}{1 + V_{ds} / E_{sot} L} (V_{gs} - V_{gh} - A_{bulk} V_{ds} / 2) V_{ds}$$
**BSIM4**


$$Id = Q_i(x_0) \times (vx_0) \times (Fsat)W$$
 MIT VS model

## **Empirical unified models**

#### BSIM, VS, etc.


- In BSIM (earlier V<sub>T</sub> based versions) smoothing functions used to transition between:
  - 1.  $V_{ds}$  and  $V_{dsat}$  (linear to saturation regions)
  - 2. Inversion charge  $Q_i$  below and above  $V_T$  (weak to strong inversion regions)





How do we define  $V_T$  and n such that we account for TID effects?

### Oxide and interface traps



• The effect of  $N_{ot}$  is typically captured as a change in the flat-band voltage ( $\Delta V_{FB}$ )


$$\Delta V_{FB} = -\frac{qN_{ot}}{C_{ox}}$$

• Can account for this  $\Delta V_{FB}$  in the threshold voltage parameter as

$$\Rightarrow V_T = V_{T0} - \frac{qN_{ot}}{C_{ox}}$$

What about interface traps? Charge due to
 D<sub>it</sub> depends on the type of traps (acceptor-like or donor-like) and their occupancy (trap energy level relative to E<sub>F</sub>)

### Oxide and interface traps



• The effect of  $N_{ot}$  is typically captured as a change in the flat-band voltage ( $\Delta V_{FB}$ )


$$\Delta V_{FB} = -\frac{qN_{ot}}{C_{ox}}$$

• Can account for this  $\Delta V_{FB}$  in the threshold voltage parameter as

$$\Rightarrow V_T = V_{T0} - \frac{qN_{ot}}{C_{ox}}$$

What about interface traps? Charge due to
 D<sub>it</sub> depends on the type of traps (acceptor-like or donor-like) and their occupancy (trap energy level relative to E<sub>F</sub>)


### Oxide and interface traps



- Charge due to D<sub>it</sub> depends on the type of traps (acceptor-like or donor-like) and their occupancy (trap energy level relative to E<sub>F</sub>)
  - In this example, the net charge contribution from interface traps is negative (filled acceptor-like traps)

- → Acceptor-like: Neutral when empty, negatively charged when filled
- → Donor-like: Neutral when filled, positively charged when empty

#### Oxide and interface traps



- → Acceptor-like: Neutral when empty, negatively charged when filled
- → Donor-like: Neutral when filled, positively charged when empty


Charge due to  $D_{it}$  depends on the type of traps (acceptor-like or donor-like) and their occupancy (trap energy level relative to  $E_F$ )

In this example, the net charge contribution from interface traps is negative (filled acceptor-like traps)

More generally, can be modeled as a function of the surface potential  $\psi_s$  as:

$$qN_{it} = -qD_{it}(\psi_s - \phi_b)$$

#### Oxide and interface traps



- → Acceptor-like: Neutral when empty, negatively charged when filled
- → Donor-like: Neutral when filled, positively charged when empty

• Charge due to  $D_{it}$  depends on the type of traps (acceptor-like or donor-like) and their occupancy (trap energy level relative to  $E_F$ )

In this example, the net charge contribution from interface traps is <u>negative</u> (filled acceptor-like traps)

More generally, can be modeled as a function of the surface potential  $\psi_s$  as:

$$qN_{it} = -qD_{it}(\psi_s - \phi_b)$$

Total TID-induced charge contribution to MOS:

$$q_{TID} = qN_{ot} - qD_{it}(\psi_s - \phi_b)$$

### Subthreshold charge and current

 By solving Poisson's equation, we obtain the charge in the semiconductor:

$$-Q_S = \sqrt{2\varepsilon_S k_B T N_A} \left[ \frac{q}{k_B T} + \frac{n_i^2}{N_A^2} e^{q\psi_S/k_B T} \right]^{1/2}$$

- This contains both depletion and inversion charge,  $Q_S = Q_d + Q_i$ .
- For weak inversion (subthreshold) we obtain Q<sub>i</sub> from a power series expansion:

$$-Q_{i} = \sqrt{\frac{\varepsilon_{s}qN_{A}}{2\psi_{s}}} \left(\frac{k_{B}T}{q}\right) \frac{n_{i}^{2}}{N_{A}^{2}} e^{q\psi_{s}/k_{B}T}$$

• We want  $\psi_s$  in terms of  $V_{gs...}$ 

$$V_{gs} - V_{FB} = V_{ox} + \psi_s = \mathcal{E}_{ox}t_{ox} + \psi_s$$

Boundary condition at interface:

$$\varepsilon_s \mathcal{E}_s - \varepsilon_{ox} \mathcal{E}_{ox} = q_{TID} = q N_{ot} - q D_{it} (\psi_s - \phi_b)$$

Normal component of the displacement field is discontinuous across an interface where a surface charge exists.

• Using  $V_{gs} = V_{FB} + \mathcal{E}_{ox}t_{ox} + \psi_s$ , expand at  $\psi_s = 2\phi_b$ :

$$V_{gs} = V_{FB} + 2 \phi_b - \frac{Q_{d(2\phi_b)}}{C_{ox}} - \frac{qN_{ot}}{C_{ox}} + \frac{qD_{it}\phi_b}{C_{ox}} + \left[1 - \frac{dQ_d/d\psi_s}{C_{ox}} + q \frac{D_{it}}{C_{ox}}\right](\psi_s - b)$$

### Subthreshold charge and current

 By solving Poisson's equation, we obtain the charge in the semiconductor:

$$-Q_S = \sqrt{2\varepsilon_S k_B T N_A} \left[ \frac{q}{k_B T} + \frac{n_i^2}{N_A^2} e^{q\psi_S/k_B T} \right]^{1/2}$$

- This contains both depletion and inversion charge,  $Q_S = Q_d + Q_i$ .
- For weak inversion (subthreshold) we obtain Q<sub>i</sub> from a power series expansion:

$$-Q_{i} = \sqrt{\frac{\varepsilon_{s}qN_{A}}{2\psi_{s}}} \left(\frac{k_{B}T}{q}\right) \frac{n_{i}^{2}}{N_{A}^{2}} e^{q\psi_{s}/k_{B}T}$$

• We want  $\psi_s$  in terms of  $V_{gs}$ ...

$$V_{gs} - V_{FB} = V_{ox} + \psi_s = \mathcal{E}_{ox}t_{ox} + \psi_s$$

Boundary condition at interface:

$$\varepsilon_s \mathcal{E}_s - \varepsilon_{ox} \mathcal{E}_{ox} = q_{TID} = q N_{ot} - q D_{it} (\psi_s - \phi_b)$$

Normal component of the displacement field is discontinuous across an interface where a surface charge exists.

• Using  $V_{gs} = V_{FB} + \mathcal{E}_{ox}t_{ox} + \psi_s$ , expand at  $\psi_s = 2\phi_b$ :

$$V_{gs} = V_{FB} + 2\phi_b - \frac{Q_{d(2\phi_b)}}{C_{ox}} - \frac{qN_{ot}}{C_{ox}} + \frac{qD_{it}\phi_b}{C_{ox}} \qquad V_T$$

$$+ \left[1 - \frac{dQ_d/d\psi_s}{C_{ox}} + q\frac{D_{it}}{C_{ox}}\right](\psi_s - b)$$

$$n = 1 + C_D/C_{ox} + C_{it}/C_{ox}$$

# Subthreshold charge and current

• Now we can solve for  $\psi_s$ 

$$\psi_s = (V_{qs} - V_T)/n + 2\phi_b$$

• And substitute into  $Q_i$  to obtain


$$-Q = \sqrt{\frac{\varepsilon_s q N_A}{4\phi_b}} \left(\frac{k_B T}{q}\right) e^{q(V_{gs} \vee V_T)/nk_B T}$$

$$n = 1 + C / C / o_x + C / C / o_x$$

$$V_T = V_{T0} - q(N_{ot} - qD_{it}\phi_b)/C_{ox}$$

• From  $Q_i$  we can get the subthreshold current:


$$I_{sub} = \mu_n \frac{W}{L} \sqrt{q N_A \varepsilon_s} \qquad b \left(\frac{k_B T}{q}\right)^2 e^{\frac{q(V_{gs} 2V_T)}{nk_B T}} \left(1 - e^{2qV_{ds}/k_B T}\right)$$




### **Example model calculations**

#### Including oxide and interface traps

• The following calculations (using correct versions of  $V_T$  and n) show the individual effects of  $D_{it}$  and  $N_{ot}$ :






# Edge leakage in bulk MOSFETs

### Defect buildup in STI → parasitic device


In modern MOSFETs the gate oxide is thin
 (~ few nm) and less susceptible to buildup of
 TID-induced defects. Main concern is in the
 shallow trench isolation (STI) oxide →
 parasitic edge leakage




# Edge leakage in bulk MOSFETs

#### Defect buildup in STI → parasitic device

In modern MOSFETs the gate oxide is thin
 (~ few nm) and less susceptible to buildup of
 TID-induced defects. Main concern is in the
 shallow trench isolation (STI) oxide →
 parasitic edge leakage








# Edge leakage in bulk MOSFETs

### Defect buildup in STI → parasitic device

In modern MOSFETs the gate oxide is thin
 (~ few nm) and less susceptible to buildup of
 TID-induced defects. Main concern is in the
 shallow trench isolation (STI) oxide →
 parasitic edge leakage







#### **Modified SPE**

- Most recent versions of industry standard MOSFET compact models are based on surface-potential  $\psi_s$ , not  $V_T$ .
- A  $\psi_s$  approach makes sense for modeling impact of radiation and stress-induced defects ( $N_{ot}$  and  $D_{it}$ ).

#### Approach:

- 1. Solve modified surface potential equation (mSPE): Introduces  $N_{ot}$  and  $D_{it}$  into calculations of  $\psi_s$
- 2. From calculations of  $\psi_s$  can then obtain current (drift diffusion), charge, etc.
- A defect potential approach: Does not require to change foundry provided model parameters or equations.

We start with Poisson's equation:

$$\frac{d^2\psi}{dx^2} = -\frac{\rho}{\varepsilon_s} = -\frac{q}{\varepsilon_s} (n - N_A)$$

Using Boltzmann statistics, we integrate to obtain:

$$\mathcal{E}_{s}^{2} = \left(\frac{2qN_{a}}{\beta \varepsilon_{s}}\right) H(s)$$

$$H(\beta \psi_{s}) = e^{-\beta \psi_{s}} + \beta \psi_{s} - 1$$

$$+ e^{-2\beta \phi_{b}} (e^{\beta \psi_{s}} - \beta \psi_{s} - 1)$$

• To obtain relation between gate voltage and surface potential:  $V_{gs} - V_{FB} = V_{ox} + \psi_s$  and boundary condition:  $\varepsilon_s \mathcal{E}_s - \varepsilon_{ox} \mathcal{E}_{ox} = q_{TID}$ 


$$q_{TID} = qN_{ot} - qD_{it}(\psi_s - \phi_b)$$

#### Modified SPE

Putting it all together we obtain:

$$\begin{split} &\left(V_{gs}-V_{FB}-\psi_{s}\right)^{2}=\gamma^{2}\phi_{t}\;H(\beta\psi_{s})\\ &V_{FB}=q\Phi_{MS}-\frac{q}{C_{ox}}\left[N_{ot}-D_{it}\;(\psi_{s}-\phi_{b}\;)\right]\\ &\gamma=\sqrt{2\,q\,\varepsilon_{s}\;N_{A}}\quad_{ox}\quad\text{"modified SPE"}\\ &/C \end{split}$$


- mSPE incorporates the charge contribution from Not and Dit
- mSPE is an implicit function of  $\psi_s$ , can be solved numerically as a function of  $V_{gs}$  for a given  $N_{ot}$  and  $D_{it}$
- Accurate analytical approximations (closed-form) are available.
   See Esqueda et al, JSSE, vol. 91, pp. 81-86, 2014 for non-iterative approach.



I. S. Esqueda et al, IEEE TNS 2015


#### Inter-device leakage


 N<sub>ot</sub> and D<sub>it</sub> buildup in STI can also lead to inter-device leakage (leakage between two separate devices)



### Inter-device leakage


 N<sub>ot</sub> and D<sub>it</sub> buildup in STI can also lead to inter-device leakage (leakage between two separate devices)







#### Inter-device leakage

 Not and Dit buildup in STI can also lead to inter-device leakage (leakage between two separate devices)







• We can extract/study the buildup of  $N_{ot}$  and  $D_{it}$  in STI using FOXFETs:



I. S. Esqueda et al, IEEE TNS 2011 I. S. Esqueda et al, IEEE TNS 2015 (model incorporated into PSP)





### Defect potential external model


#### A "sub-circuit" Verilog-A approach

- In this approach, we do <u>not</u> need to change the foundry provided model parameters or equations
- An accurate non-iterative method is used to solve the mSPE (Esqueda et al, JSSE, vol. 91, pp. 81-86, 2014)
  - 1. Solve the mSPE:

$$(V_{gs} - q\Phi_{MS} + \phi_{nt} - \psi_s)^2 = \gamma^2 \phi_t H(\beta \psi_s)$$

2. From solution ( $\psi_s$ ):

$$\phi_{nt} = \frac{q}{C_{ox}} [N_{ot} - D_{it} (\psi_s - \phi_b)]$$
"defect potential"



- I. S. Esqueda et al, IEEE IIRW 2013, (Hot Carriers, Bias-Temperature Instability)
- I. S. Esqueda et al, JSSE 2014 (Hot Carriers)
- I. S. Esqueda et al, IEEE TNS 2015 (Total-lonizing Dose)
- I. S. Esqueda et al, IEEE IRPS, 2016 (Bias-Temperature Instability)
- R. Fang et al, J. Appl. Phys., 2018 (Hot Carriers, Bias-Temperature Instability)

### Defect potential external model


#### A "sub-circuit" Verilog-A approach

- In this approach, we do <u>not</u> need to change the foundry provided model parameters or equations
- An accurate non-iterative method is used to solve the mSPE (Esqueda et al, JSSE, vol. 91, pp. 81-86, 2014)
  - 1. Solve the mSPE:

$$(V_{gs} - q\Phi_{MS} + \phi_{nt} - \psi_s)^2 = \gamma^2 \phi_t H(\beta \psi_s)$$

2. From solution ( $\psi_s$ ):

$$\phi_{nt} = \frac{q}{C_{ox}} [N_{ot} - D_{it} (\psi_s - \phi_b)]$$
"defect potential"



I. S. Esqueda et al, IEEE IIRW 2013, (Hot Carriers, Bias-Temperature Instability)

I. S. Esqueda et al, JSSE 2014 (Hot Carriers)

I. S. Esqueda et al, IEEE TNS 2015 (Total-lonizing Dose)

I. S. Esqueda et al, IEEE IRPS, 2016 (Bias-Temperature Instability)

R. Fang et al, J. Appl. Phys., 2018 (Hot Carriers, Bias-Temperature Instability)

MOSFET "sub-circuit"  $\phi_{nt}$  calculated in Verilog-A

### Defect potential external model


#### A "sub-circuit" Verilog-A approach

- In this approach, we do <u>not</u> need to change the foundry provided model parameters or equations
- An accurate non-iterative method is used to solve the mSPE (Esqueda et al, JSSE, vol. 91, pp. 81-86, 2014)
  - 1. Solve the mSPE:

$$(V_{gs} - q\Phi_{MS} + \phi_{nt} - \psi_s)^2 = \gamma^2 \phi_t H(\beta \psi_s)$$

2. From solution ( $\psi_s$ ):

$$\phi_{nt} = \frac{q}{C_{ox}} [N_{ot} - D_{it} (\psi_s - \phi_b)]$$
"defect potential"





- I. S. Esqueda et al, IEEE IIRW 2013, (Hot Carriers, Bias-Temperature Instability)
- I. S. Esqueda et al, JSSE 2014 (Hot Carriers)
- I. S. Esqueda et al, IEEE TNS 2015 (Total-lonizing Dose)
- I. S. Esqueda et al, IEEE IRPS, 2016 (Bias-Temperature Instability)
- R. Fang et al, J. Appl. Phys., 2018 (Hot Carriers, Bias-Temperature Instability)

# Combined effects (Aging + TID)

### Example: SRAM SNM and minimum retention voltage

- In this example, pMOS devices are degraded as a result of BTI and HCD (buildup of  $D_{it}$ ), nMOS devices suffer TID-induced edge leakage (modeled as parasitic device)
- The static noise margin (SNM) is extracted from the mirrored voltage transfer characteristics (VTC) of SRAM inverters.







# Combined effects (Aging + TID)

### Example: SRAM SNM and minimum retention voltage

- Can extract SNM as a function of the supply voltage V<sub>dd</sub>, and obtain the minimum data retention voltage (DRV), i.e., the supply voltage for which SNM vanishes.
- The combined impact of TID and aging effects on SRAM cell stability can be analyzed based on this modeling approach.





# **Module Summary**

# In this module we have described techniques and tools for modeling cumulative radiation effects in MOSFETs and CMOS circuits

- At beginning of course, we introduced many of the models, modeling approaches, and tools that make IC analysis and design possible
- Next, we presented models and tools for calculating the build-up and annealing of defects when semiconductor materials are damaged by TID
- We presented TID radiation-aware modeling techniques for MOSFETs and CMOS circuits