

March 2007

FDD8424H

Dual N & P-Channel PowerTrench[®] MOSFET N-Channel: 40V, 20A, 24m Ω P-Channel: -40V, -20A, 54m Ω

Features

Q1: N-Channel

- Max $r_{DS(on)} = 24m\Omega$ at $V_{GS} = 10V$, $I_D = 9.0A$
- Max $r_{DS(on)} = 30m\Omega$ at $V_{GS} = 4.5V$, $I_D = 7.0A$

Q2: P-Channel

- Max $r_{DS(on)}$ = 54m Ω at V_{GS} = -10V, I_D = -6.5A
- Max $r_{DS(on)} = 70m\Omega$ at $V_{GS} = -4.5V$, $I_D = -5.6A$
- Fast switching speed
- RoHS Compliant



General Description


These dual N and P-Channel enhancement mode Power MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench- process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

Application

- Inverter
- H-Bridge







N-Channel

P-Channel

MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Parameter			Q2	Units
V _{DS}	Drain to Source Voltage			40	-40	V
V_{GS}	Gate to Source Voltage			±20	±20	V
	Drain Current - Continuous (Package Limited)			20	-20	
ID	- Continuous (Silicon Limited)	T _C = 25°C		26	-20	_
	- Continuous	T _A = 25°C		9.0	-6.5	A
	- Pulsed			55	-40	7
	Power Dissipation for Single Operation	T _C = 25°C	(Note 1)	30	35	
P_{D}		T _A = 25°C	(Note 1a)	3	.1	W
		T _A = 25°C	(Note 1b)	b) 1.3		
E _{AS}	Single Pulse Avalanche Energy (Note 3)		29	33	mJ	
T _J , T _{STG}	Operating and Storage Junction Temperature Range -55 to +150		+150	°C		

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case, Single Operation for Q1	(Note 1)	4.1	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Single Operation for Q2	(Note 1)	3.5	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8424H	FDD8424H	TO-252-4L	13"	12mm	2500 units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Chara	acteristics						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250\mu A, V_{GS} = 0V$ $I_D = -250\mu A, V_{GS} = 0V$	Q1 Q2	40 -40			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250μA, referenced to 25°C I_D = -250μA, referenced to 25°C	Q1 Q2		34 -32		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 32V, V_{GS} = 0V$ $V_{DS} = -32V, V_{GS} = 0V$	Q1 Q2			1 -1	μА
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$	Q1 Q2			±100 ±100	nA nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$ $V_{GS} = V_{DS}, I_D = -250\mu A$	Q1 Q2	1 -1	1.7 -1.6	3 -3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C I_D = -250 μ A, referenced to 25°C	Q1 Q2		-5.3 4.8		mV/°C
_	r _{DS(on)} Static Drain to Source On Resistance	$V_{GS} = 10V, I_D = 9.0A$ $V_{GS} = 4.5V, I_D = 7.0A$ $V_{GS} = 10V, I_D = 9.0A, T_J = 125^{\circ}C$	Q1		19 23 29	24 30 37	
DS(on)		$V_{GS} = -10V$, $I_D = -6.5A$ $V_{GS} = -4.5V$, $I_D = -5.6A$ $V_{GS} = -10V$, $I_D = -6.5A$, $T_J = 125$ °C	Q2		42 58 62	54 70 80	mΩ
9 _{FS}	Forward Transconductance	$V_{DS} = 5V, I_{D} = 9.0A$ $V_{DS} = -5V, I_{D} = -6.5A$	Q1 Q2		29 13		S

Dynamic Characteristics

C _{iss}	Input Capacitance	Q1 V _{DS} = 20V, V _{GS} = 0V, f = 1MHZ	Q1 Q2	750 1000	1000 1330	pF
C _{oss}	Output Capacitance	Q2	Q1 Q2	115 140	155 185	pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -20V, V_{GS} = 0V, f = 1MHZ$	Q1 Q2	75 75	115 115	pF
Rg	Gate Resistance	f = 1MHz	Q1 Q2	1.1 3.3		Ω

Switching Characteristics


t _{d(on)}	Turn-On Delay Time	Q1	Q1 Q2	7 7	14 14	ns
t _r	Rise Time	$V_{DD} = 20V, I_{D} = 9.0A,$ $V_{GS} = 10V, R_{GEN} = 6\Omega$	Q1 Q2	13 3	24 10	ns
t _{d(off)}	Turn-Off Delay Time	Q2 $V_{DD} = -20V, I_{D} = -6.5A,$	Q1 Q2	17 20	31 36	ns
t _f	Fall Time	$V_{GS} = -10V$, $R_{GEN} = 6\Omega$	Q1 Q2	6 3	12 10	ns
Q _{g(TOT)}	Total Gate Charge	Q1	Q1 Q2	14 17	20 24	nC
Q_{gs}	Gate to Source Charge	$V_{GS} = 10V, V_{DD} = 20V, I_D = 9.0A$ $Q2$	Q1 Q2	2.3 3.0		nC
Q_{gd}	Gate to Drain "Miller" Charge	$V_{GS} = -10V, V_{DD} = -20V, I_{D} = -6.5A$	Q1 Q2	3.2 3.6		nC

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	3	Туре	Min	Тур	Max	Units
Drain-Source Diode Characteristics								
V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 9.0A$ $V_{GS} = 0V, I_S = -6.5A$	(Note 2) (Note 2)	Q1 Q2		0.87 0.88	1.2 -1.2	V
t _{rr}	Reverse Recovery Time	Q1 I _F = 9.0A, di/dt = 100A/s		Q1 Q2		25 29	38 44	ns
Q _{rr}	Reverse Recovery Charge	Q2 $I_F = -6.5A$, di/dt = 100A/s		Q1 Q2		19 29	29 44	nC

Notes:

1. $R_{\theta J A}$ is determined with the device mounted on a 1in^2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta J C}$ is guaranteed by design while $R_{\theta C A}$ is determined by the user's board design.



- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. Starting $T_J = 25^{\circ}C$, N-ch: L = 0.3 mH, $I_{AS} = 14 \text{A}$, $V_{DD} = 40 \text{V}$, $V_{GS} = 10 \text{V}$; P-ch: L = 0.3 mH, $I_{AS} = -15 \text{A}$, $V_{DD} = -40 \text{V}$, $V_{GS} = -10 \text{V}$.

Typical Characteristics (Q1 N-Channel)T_J = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q1 N-Channel)T_J = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel)T_J = 25°C unless otherwise noted





Figure 13. Transient Thermal Response Curve



Typical Characteristics (Q2 P-Channel)T_J = 25°C unless otherwise noted




Figure 14. On- Region Characteristics




Figure 16. Normalized On-Resistance vs Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 17. On-Resistance vs Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q2 P-Channel)T_J = 25°C unless otherwise noted




Figure 20. Gate Charge Characteristics




Figure 22. Unclamped Inductive Switching Capability




Figure 24. Forward Bias Safe Operating Area




Figure 21. Capacitance vs Drain to Source Voltage




Figure 23. Maximum Continuous Drain Current vs Case Temperature




Figure 25. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 P-Channel)T_J = 25°C unless otherwise noted








Figure 26. Transient Thermal Response Curve






LAND PATTERN RECOMMENDATION







NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252 ISSUE E, VARIATION AD, DATED JUNE. 2004.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) HEAT SINK TOP EDGE COULD BE IN CHAMFERD CORNERS OR EDGE PROTRUSION.
- E) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994





TinyLogic[®] $TINYOPTO^{TM}$ TinyPowerTM TinyWireTM $TruTranslation^{TM} \\$ μSerDesTM $UHC^{\textcircled{R}}$ UniFETTM VCX^{TM} WireTM

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx [®]	HiSeC TM	Programmable Active Droop™
Across the board. Around the world. TM	i - Lo^{TM}	QFET [®]
ActiveArray TM	ImpliedDisconnect TM	QS^{TM}
Bottomless TM	IntelliMAX TM	QT Optoelectronics TM
Build it Now TM	$ISOPLANAR^{TM}$	Quiet Series TM
CoolFET TM	MICROCOUPLER TM	RapidConfigure TM
$CROSSVOLT^{ ext{TM}}$	MicroPak TM	RapidConnect TM
CTL^{TM}	$MICROWIRE^{TM}$	ScalarPump TM
Current Transfer Logic™	MSX^{TM}	SMART START TM
$DOME^{TM}$	$MSXPro^{TM}$	SPM [®]
E^2CMOS^{TM}	OCX^{TM}	$STEALTH^{TM}$
EcoSPARK [®]	OCXPro TM	SuperFET TM
EnSigna TM	OPTOLOGIC [®]	SuperSOT TM -3
FACT Quiet Series TM	OPTOPLANAR [®]	SuperSOT TM -6
FACT [®]	PACMAN TM	SuperSOT TM -8
FAST [®]	POP^{TM}	SyncFET TM
FASTr TM	Power220®	TCM^{TM}
FPSTM	Power247 [®]	The Power Franchise [®]
FRFET [®]	PowerEdge TM	U TM
GlobalOptoisolator™	PowerSaver TM	TinyBoost TM

PowerTrench®

DISCLAIMER

GTO™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

TinyBuckTM

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling are becomes playing the product of the country of the production of the country of the production of the pr the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor.The datasheet is printed for reference information only.

Rev. I24