# SPI and I<sup>2</sup>C Interface for the TEC-1 and SC-1

Presenting the SPI2C, a simple I/O interface and supporting software for interfacing with modern peripherals.

By Craig Hart

#### Introduction

One of the limitations of the TEC platform is a lack of 'usable' I/O to communicate with the outside world. TE Issue 14 brought us the I/O board, however this design was a very simple parallel style interface where each I/O pin was either a fixed input or output.

Many modern chips today tend to communicate using bidirectional, serial based signalling protocols – that is, one or two pins are used to transmit and receive data in a serial form. Until now, these devices were not compatible with the TEC-1 or SC-1.

SPI2C implements the two most common interfaces found across a large range of modern peripherals; firstly the **SPI** or Serial Peripheral Interface bus, and secondly the **I**<sup>2</sup>**C** (pronounced I squared C or simply I to C) bus.

# Hardware Design

In the spirit of TE learning, we have not simply dumped a clever custom chip onto the Z80 bus. Instead, the SPI2C introduces a new design building block for the TEC – a bidirectional IO pin. That is a single pin that can both read and write data under software control.

We have built our interfaces using easy to understand 74xxx family TTL logic chips. In this way the entire operation of the design can be understood and followed.


Of course, any hardware is only as good as the software it comes with, and so we are providing supporting software that implements the I<sup>2</sup>C

and SPI bus protocols at the most basic level. Full source code is available via Github under an open source license, as are the PCB files.

This approach is far more educational than just 'talking to a smart controller chip' or calling a software library you don't have the source code to.

# SPI - a simple bus

SPI is a very simple synchronous serial bus. It has a clock(SCLK) line, a chip select(SS) line, and two data lines read(MISO) and write(MOSI).



Don't be put off by the unfamiliar labels, just mentally substitute ('In' or 'read' for MISO, and 'Out' or 'write' for MOSI).

In the above image, the TEC plays the role of Master, and our peripheral device is the Slave.

When we say the bus is synchronous, we simply mean it has a clock(SCLK) line that dictates bus timing.

Data is considered valid when (and only when) the state of the SCLK line changes. Our code can be as fast or slow as we please and it does not matter what frequency the Z8O is running at, or if interrupts are occurring at the same time.

The SS line works just like the Chip Select (CS) line we are all familiar with – allowing multiple SPI slave devices to be connected to the bus, but only one device can be

active at a time. Each SPI device has its own dedicated SS pin. The MOSI, MISO and SCLK lines are wired in parallel and shared by all devices.

This is where things start to deviate from the familiar TEC world.

The MISO pin is normally held in tristate condition by all devices (nobody is outputting any logic level onto the bus). This is an input pin, so the SPI2C isn't outputting anything either; therefore a pull-up resistor is supplied to hold the bus at a logic 1 when idle.

Only when a slave device is actively sending data is the pin not tristated; the SPI standard says this pin is active LOW, so an SPI slave can pull this pin low to transmit data.

Theoretically, an unlimited number of SPI devices can share a single bus, however there are practical limits to the number of devices; our board offers up to 6 Chip Select lines; hence we can support up to 6 devices in the basic design.


Some slightly non-standard SPI bus devices also have extra control pins for various tasks such as Reset, Backlight enable, mode selection or other custom functions. We can easily support these types of devices by simply adding extra control pins. The SPI2C provides the most common signals.



Duinotech XC-3714: an SPI bus based 8 Digit 7-seg display is available for around \$10 from Jaycar etc.

# I2C - something new

The I<sup>2</sup>C bus is a similar yet more advanced version of SPI. With I<sup>2</sup>C, the whole bus is reduced to just two wires – clock(SCL) and data(SDA).



The bus is also synchronous in nature just like SPI, however a very clever signalling protocol and some smart hardware design is used to eliminate the other control wires completely. Both the clock and data lines use the same active-low-tristate hardware approach as SPI.

Chip select is integrated within the bus protocol (each I2C device has a unique 7-bit 'address' on the I2C bus), hence the SDA pin performs 3 functions – data in, data out and device select.

SPI offloads all the hard work to software, allowing the hardware to be as simple as possible.

# **Hardware Operation**

The hardware design can be broken down into several sections, as follows.

#### I/O address decoder

The 74HC138 address decoder is functionally similar to the TECs own 74LS138s – except it decodes the IO address range 40h to 7Fh. Note that we ignore address line AO, so every odd port is a duplicate of the preceding even-numbered port.

This means port 40h and 41h are an equivalent pair as far as software is concerned (...and port pairs 42h & 43h, 44h and 45h, etc.) so code can address either port and read or write the same device.

Also, since we are ignoring address lines A4 and A5, the I/O ports 'wrap

around' every 16 addresses, so ports 40h, 50h, 60h and 70h all access the same device.

The reason for this, is that the 74HC138 just doesn't have enough pins to fully decode just one I/O port. The Z8O has plenty of IO port space so we don't really care about the overlap.


#### SC-1

The SPI2C is designed to 'plug in' to the SCI's Expansion connector with no further modifications. This is important because different chips are used for the read and write functions, so they need to be selected individually based on whether the Z8O is executing an IN or OUT instruction (IOread or IOwrite cycle).

#### SPI controller

The 74HC374 is responsible for the write side of the SPI bus.

The SPI\_IOWR signal from the 74HC32 enables this chip only when data is written to the SPI port



#### **SPI2C Circuit Diagram**

#### TEC-1

The 74HC138 chip should be omitted entirely if you wish to use the TEC's built in IO ports e.g. ports 6 and 7.

Omit the 74HC138 and connect the I2C\_SEL and SPI\_SEL pins to the TEC's IO port select pins 6 and 7 instead.

# I/O read and write cycle decoder

The purpose of the 74HC32 is to take our port select signals from the 74HC138 (or TEC) and combine them with the Z8O's RD and WR signals, to create separate IORead and IOWrite signals.

- and all 8 bits are latched by this chip.

Reading from SPI devices is performed by Gate 4 of the 74HC125, and simply gates the MISO pin onto the Z8O data bus during a read cycle. The SPI bus's MISO pin is held in tri-state (high impedance) mode whenever data is not actively being sent by a slave device, hence this pin is shared by all SPI slave devices.

The 4k7 pull up resistor holds the MISO line high when idle, hence our software will read a '1' whenever the bus is idle. SPI devices only ever output a logic O to the MISO pin (\*never\* a logic 1!!)

Reads are gated onto the Z80 data bus to bit D3 by the 74HC125 in response to a decoded IORead cycle.

#### I<sup>2</sup>C controller

The I2C controller is a little more complex than SPI. I2C pins are active low; therefore held high by pull-up resistors (devices tri-state) whenever idle.

We need to create an SDA pin that supports the following abilities:

- a) Be at logic 1 when idle
- b) Output a logic O or 1 during our writes
- c) Read an input O or 1 state from a slave device (and not our own previous output) during reads
- d) Be independent of the SCL pin

We can't simply use a 74HC374 here as it is not bidirectional and other 74HC24x family chips won't suit either as we can't address pins individually (e.g. have one pin as an output at the same time another pin is set as an input).

To overcome these limitations, we have created two independent one-bit latches using a 74HC74 flip flop and 2 gates from the 74HC125 as our tri-state buffers.

#### SDA pin

Firstly, the 74HC74 latches our write of bit DO.

If our write is a logic 1, the I<sup>2</sup>C bus is placed into tri-state as the 7HC74's output latches this value and the logic 1 sets the HC125's output to tri-state mode. Since the slave devices are also idle/tri-state, and the 4k7 resistor pulls the bus up to logic 1.

If we write a logic O, this is latched by the 74HC74 and then a O is gated onto the bus by the 74HC125.

Note the input of the 74HC125 is wired to ground - hence we can only ever output a O to the I2C bus, never a 1.

Input is the same as for SPI - the other 74HC125 gate simply gates the SDA line directly onto the Z80 data bus during an IORead.

The observant amongst you would have noted - to read valid data from the SDA pin, we need to first output a '1' to the SDA pin, in order

to set it to tri-state mode; otherwise a bus short could occur.

The Z80 reset line sets the 74HC74 flipflop to a logic 1 so as to ensure the I2C bus is tri-stated at power up.

Our software should also ensure a bus clash never occurs.

#### SCL pin

The SCL pin works the same way as the SDA pin, except it is only ever driven as an output, so we don't need a '125 gate on this pin, and any data read of this bit will be undefined.

# Assembly

Any seasoned TEC builder should find assembly straight forward; simply load the parts onto the PCB as shown, the order isn't critical.

However, first decide if you will be building the SC1 version or the TEC version.

#### SC-1


The SC1 version is easy - fill all components as shown. The board is designed to plug directly to the expansion header on the SC-1.

#### TEC-1

Omit the 74HC138 and instead connect I2C\_SEL and SPI\_SEL pins to the TEC's IO port select pins for ports 6 and 7.

As the board uses a 40 pin Z80 bus header you will also need to pick up various signals from the TEC Expansion port and the Z80 CPU. Some soldering to the TEC PCB will be required to pick up all the required signals.

Alternatively, use Craig Jones' TEC CPU riser board to create an SC-1 style expansion bus connector.



The SPI2C PCB

#### **Parts List**

U1	74HC138	(SC-1 only)
U2	74HC32	
U3	74HC74	
U4	74HC125	
U5	74HC374	
C1	100nF	
C2	100nF	
R1	4.7k	
R2	4.7k	
R3	4.7k	
J1	40 pin IDC cor	nnector
J2	4 pin SIL heade	er
J3	7 pin SIL heade	er
J4-J9	single pin head	der

IC Sockets		
3	14 pin	
1	16 pin	
1	20 pin	
1	SPI2C PCB	
1	40 pin IDC Cable	

#### Software

The key to this project is the really the software; the hardware itself simply handles the electrical signals, and all the smart control is in the software alone.

The latest versions of all the software as well as schematic, PCB design, supporting datasheets etc. are available at my GitHub site <a href="https://github.com/1971Merlin/SPI2C">https://github.com/1971Merlin/SPI2C</a>

A detailed line by line description of the software is beyond this article, however a quick review as follows:

### spi\_7segs

This program tests basic SPI bus functionality, using a MAX7219 8 digit 7-segment display module such as the Duinotech XC-3714 which is readily available from Jaycar for around \$10.

The program simply scrolls a display buffer in RAM across the displays, but it demonstrates several code blocks in doing so – initializing and writing to the SPI bus, as well as managing a simple display buffer.

As a side note, it's mazing that you can buy EIGHT 7-seg displays, on a PCB, assembled, with a controller chip, pin headers etc. for just ten dollars. To build this yourself from discrete parts would be many times more expensive – hence the value in using these cheap modules and leveraging the wealth of products already out there flooding the Arduino market.

#### i2c test

This program builds on spi\_7segs, adding support for an I<sup>2</sup>C bus based DS13O7 Real Time Clock chip – again we are using the Duniotech XC445O from Jaycar.

The program implements a simple clock reading from the DS1307 and displaying the time/date on the MAX7219 displays as well as on the internal 7-seg displays so you can check it is working correctly.

Obviously this program introduces the I<sup>2</sup>C bus control code, however it is a much more 'complete' program that includes several utility routines such as display scanning, keyboard polling. The program contains conditional assembly directives to assemble for either the SC-1 or TEC-1 hardware platforms.

#### Game of life 5110

This program uses a cheap 84x48 mono LCD display, also known as a 'Nokia 5110" display driven form the SPI bus. Once again this is a Jaycar part XC4616 and is less than \$20.

John Conway's Game of Life is presented on the LCD, and is a good example of a practical use for the system as a whole.

# Compiling the code

The code is written and assembled into the final binary using Telemark TASM – the table based assembler, which is available from

https://www.ticalc.org/archives/file s/fileinfo/250/25051.html

To compile the code, simply run tasm -80 -g0 filename.asm from a command prompt, and it will output an .obj file in intel hex, and a .lst file which is a text file showing the commented listing and the hex bytes to be keyed in.

I personally take TASM generated obj file and use the the SC-1's serial upload feature (Fn 1) to upload the code from a PC at 4800 baud.

Of course you can type the HEX bytes in by hand and write your code with pen, paper and opcode lookup tables the way TE did, but you quickly realise this is not practical when developing software.

I strongly suggest and encourage use of a modern development environment, so you can focus on writing the software and not mundane tasks like looking up opcodes.

There are numerous development platforms such as Oshonsoft.com and asm80.com available online.

### Where to From Here?

Having introduced some basic routines and the 'raw' code, well the sky is the limit in terms of possibilities.

Just about any SPI or I<sup>2</sup>C bus device can be used – and my goal is to build over time a library of subroutines to support numerous devices.

Any code will of course be published on Github as it is developed. And I encourage readers to become familiar with the various TEC Github resources available in the community.

Beyond this, I encourage and welcome you, dear reader, to start experimenting. Feel free to provide feedback, bug fixes and new features via Github and the TEC-1 Facebook group, and lets see what we can grow from here.

I look forward to receiving your input.

All source code and examples are available from my Github

https://github.com/1971Merlin/SPI2C

All my software is free, open source and GPL licensed.