Paper Code: B

COURSE CODE: ECE249 COURSE TITLE: BASIC ELECTRICAL AND ELECTRONICS ENGINEERING

Time Allowed: 3 hrs

Max. Marks: 70

Read the following 1. Match the Paper C	instructions carefully lode shaded on the OM	before attempting to R. Sheet with the Pap	er code mentioned on the	e question paper an	d ensure that both are
the same.					

2. This question paper is divided into two parts A and D.

3. Part A contains 30 questions of 1 mark each. 0.25 marks will be deducted for each wrong answer.

4. Part B contains 5 questions of 10 marks each. Attempt any 4 questions out of these 5 questions. In case att the 5 questions attempted then only the first four attempted questions will be evaluated.

5. Attempt all the questions in serial order.

6. Do not write or mark anything on the question paper except your registration no. on the designated space.

 No not write or mark anything on the question paper
 After completion of first 90 minutes, the QMR sheet will be taken by the invigilator.
 Submit the question paper and the rough sheet(s) along with the answer sheet to the invigilator before leaving the examination. hul

PART-A	
(1) 1 to 8 Denux require select lines.	
(a) 2 (b) 3 (c) 4 (d) 3	CO5, L5
(2) NOT gates will be required for 4 to 1 MUX	
	CO5, L5
(3) Identify the building blocks for Eucoder.	
	COS, LS
B Demus require select lines. 2 (b) 3 (c) 4 (d) 5 CO5, 1 NOT gates will be required for 4 to 1 MUX 3 (b) 1 (c) 2 (d) 4 CO5, L mily the building blocks for Encoder. OR gate (b) AND gate (c) XOR gate (d) NOR gate CO5, L: multip the type of circuit for decoder? Legical circuit (b) Sequential circuit (c) Constinational circuit CO5, L: CTL stands for: Transistor-complementary transistor logic (d) Transistor-complemented transistor logic Transistor-capacitor transistor logic (d) Transistor-complemented transistor logic Transistor-capacitor transistor logic (d) Transistor-complemented transistor logic Transistor-capacitor transistor logic (d) Transistor-complemented transistor logic CO5, L: (Lip-flop is also known as flip-flop. Transparent (b) TTL (c) non-transparent (d) None of these CO5, L (Lip-flop is known as flip-flop. Toggle (b) Transparent (c) Set-Reset flip-flop (d) None of these	
	CO5, L5
(5) TCTL stands for: (a) Transistor-complementary transistor logic (b) Transistor-complemented transistor logic	
(c) Transistor-capacitor transistor logic (d) Transistor-coupled transistor logic	CO5, L5
(6) D flip-flop is also known as flip-flop. (a)	
	COS, LS
(6) D flip-flop is also known asflip-flop.	
(a) transparent (b) TTL (c) non-transparent (d) None of these	CO5, L5
(7) T flip-flop is known asflip-flop.	
(a) Toggle (b) Transparent (c) Set-Reset flip-flop (d) None of these	
(8) The output of JK flip-flop when J=1, K=1, and present state output=1 is	COS, L
	cos, L
(9) The output of SR flip-flop when S=1, R=1, and present state output=1 is	
	CO5, L
(10) The race around condition is related with	
(a) SR flip-flop (b) JK flip-flop (c) D flip-flop (d) T flip-flop	COS, L5

Registration No.:	
(11) The one of the major differences between flip-flop and latch is that a flip-flip is (a) level triggered, edge triggered (b) edge triggered, level triggered while the latch is edge triggered, edge triggered (12) In	
(a) Asymptoneous there are different clock size.	
(c) BothAsynchronous counters and Synchronous counters (d) Synchronous counters (d) None of these	COS, LS
(a) Johnson course in which the aut	COS, LS
(c) Johnson counter, Johnson counter (d) modified ring counter, Johnson counter	oput to the first.
(a) 0 (b) 1 (c) Invalid State (d) None of these	COS, LS
(15) The next state output of T flip-flop when T=1 and present state output=1 is (a) 1 (b) 0 (c) Invalid State (d) None of these	CO5, L5
(16) An ideal diode under reverse bias condition operates as (a) open switch (b) closed switch (c) either open switch or closed switch (d) None of these	COS, LS
(17) An ideal diode under forward bias condition operates as (a) closed switch (b) open switch (c) either open switch or closed switch (d) None of these	CO4, L4
(18) If the voltage across the p-type and n-type terminals of a diode is 5 V and 2 V respectively. This disce is operating it (a) reverse bias (b) forward bias (c) both in forward bias and reverse bias (d) none of these	CO1, 1.4
(19) Enhancement mode is present in (a) MOSFET (b) IFET (c) Tunnel diode (d) po junction diode	CO4, L4
(20) The concept of virtual ground is applicable in	CD4, 24
(a) BJT (b) MOSFET (c) Diode (d) Operational Amplifier	40, 5
(21) MOSFET acts as an amplifier in	CO4, 14
	CO4, E4
(22) BJT acts as an amplifier in	
	CO4, L4
(a) A XNOR B (b) Complement of (A XNOR B) (c) A OR B (d) None of these	1000
	CO4, L4
(a) A XNOR B XNOR C (b) Complement of (A XNOR B XNOR C) (c) ABC (d) None of these	
	CO4, L4
(a) linear region (b) cut-off region (c) saturation region (d) None of these	
naturation region (b) cut-off region (c) saturation region (d) None of these	CO4, LA

Registration No.:____

PART-B

(Q2) Perform steady state analysis on RLC circuits.

CO2, L1, [10 marks]

Q3) Explain the working principle of electric machines in detail.

CO1, L2, [10 marks]

Q4) Explain Op-amps and their ideal characteristics, what do you understand by inverting and non-inverting configuration of Op-amp?

CO1, L2, [10 marks]

Q5) Explain Multiplexer (MUX) in detail. Show how a 32 X 1 MUX can be implemented using 8 X 1 and 4 X1 MUX.

CO4, L4, [10 marks]

Q6) Design a Mod-12 Asynshoronous counter with the help of JK flip-flop. Draw its waveform and truth table also.

CO4, L4, [10 marks]

-End of Question paper-