

COURSE CODE: ECE249
COURSE TITLE: BASIC ELECTRICAL AND ELECTRONICS
ENGINEERING

Max. Marks: 70

Time Allowed: 3 hrs

Read the following instructions carefully before attempting the question paper.

1. Match the Paper Code shaded on the OMR Sheet with the Paper code mentioned on the question paper and ensure that both are the same.
2. This question paper is divided into two parts A and B.
3. Part A contains 30 questions of 1 mark each. 0.25 marks will be deducted for each wrong answer.
4. Part B contains 5 questions of 10 marks each. Attempt any 4 questions out of these 5 questions. In case all the 5 questions are attempted then only the first four attempted questions will be evaluated.
5. Attempt all the questions in serial order.
6. Do not write or mark anything on the question paper except your registration no. on the designated space.
7. After completion of first 90 minutes, the OMR sheet will be taken by the invigilator.
8. Submit the question paper and the rough sheet(s) along with the answer sheet to the invigilator before leaving the examination hall.

PART-A

- (1) 1 to 8 Demux require _____ select lines.
 (a) 2 (b) **3** (c) 4 (d) 5

COS, L5

- (2) _____ NOT gates will be required for 4 to 1 MUX
 (a) 3 (b) **1** (c) 2 (d) 4

COS, L5

- (3) Identify the building blocks for Encoder.
 (a) OR gate (b) **AND gate** (c) XOR gate (d) NOR gate

COS, L5

- (4) Identify the type of circuit for decoder?
 (a) Logical circuit (b) Sequential circuit (c) **Combinational circuit** (d) None of the mentioned

COS, L5

- (5) TCTL stands for:
 (a) Transistor-complementary transistor logic (b) Transistor-complemented transistor logic
 (c) Transistor-capacitor transistor logic (d) **Transistor-coupled transistor logic**

COS, L5

- (6) D flip-flop is also known as _____ flip-flop.
 (a) **transparent** (b) TTL (c) non-transparent (d) None of these

COS, L5

- (6) D flip-flop is also known as _____ flip-flop.
 (a) **transparent** (b) TTL (c) non-transparent (d) None of these

COS, L5

- (7) T flip-flop is known as _____ flip-flop.
 (a) **Toggle** (b) Transparent (c) Set-Reset flip-flop (d) None of these

COS, L5

- (8) The output of JK flip-flop when J=1, K=1, and present state output=1 is _____
 (a) 1 (b) **0** (c) Both 1 and 0 (d) None of these

COS, L5

- (9) The output of SR flip-flop when S=1, R=1, and present state output=1 is _____
 (a) **Invalid State** (b) Memory State (c) Toggle State (d) Race Around Condition

COS, L5

- (10) The race around condition is related with _____
 (a) SR flip-flop (b) **JK flip-flop** (c) D flip-flop (d) T flip-flop

COS, L5

- (11) The one of the major differences between flip-flop and latch is that a flip-flop is _____ while the latch is _____
 (a) level triggered, edge triggered (b) edge triggered, level triggered
 (c) level triggered, level triggered (d) edge triggered, edge triggered
- (12) In _____ there are different clock signals used to produce the output.
 (a) Asynchronous counters (b) Synchronous counters
 (c) Both Asynchronous counters and Synchronous counters (d) None of these
- (13) A _____ is a _____ in which the output from the last flip flop is inverted and fed back as an input to the first.
 (a) Johnson counter, modified ring counter (b) modified ring counter, Johnson counter
 (c) Johnson counter, Johnson counter (d) ring counter, modified ring counter
- (14) The next state output of D flip-flop when input $D=1$ and present state output $=1$ is _____.
 (a) 0 (b) 1 (c) Invalid State (d) None of these
- (15) The next state output of T flip-flop when $T=1$ and present state output $=1$ is _____.
 (a) 1 (b) 0 (c) Invalid State (d) None of these
- (16) An ideal diode under reverse bias condition operates as _____.
 (a) open switch (b) closed switch (c) either open switch or closed switch (d) None of these
- (17) An ideal diode under forward bias condition operates as _____.
 (a) closed switch (b) open switch (c) either open switch or closed switch (d) None of these
- (18) If the voltage across the p-type and n-type terminals of a diode is 5 V and 2 V respectively. This diode is operating in _____.
 (a) reverse bias (b) forward bias (c) both in forward bias and reverse bias (d) none of these
- (19) Enhancement mode is present in _____.
 (a) MOSFET (b) JFET (c) Tunnel diode (d) pn junction diode
- (20) The concept of virtual ground is applicable in _____.
 (a) BJT (b) MOSFET (c) Diode (d) Operational Amplifier
- (21) MOSFET acts as an amplifier in _____.
 (a) saturation region (b) active region (c) cut-off region (d) None of these
- (22) BJT acts as an amplifier in _____.
 (a) saturation region (b) active region (c) cut-off region (d) None of these
- (23) $A \oplus B$ is equivalent to _____.
 (a) $A \oplus \overline{B}$ (b) Complement of $(A \oplus \overline{B})$ (c) $A \vee B$ (d) None of these
- (24) $A \oplus B \oplus C$ is equivalent to _____.
 (a) $A \oplus \overline{B} \oplus \overline{C}$ (b) Complement of $(A \oplus \overline{B} \oplus \overline{C})$ (c) $A \cdot B \cdot C$ (d) None of these
- (25) The BJT as acts a closed switch in _____.
 (a) linear region (b) cut-off region (c) saturation region (d) None of these

- (26) XOR gate is also called _____
 (a) Inverter (b) amplifier (c) comparator (d) BCD

CO5, L5

- (27) The number of inputs in case of Half adder are _____
 (a) 1 (b) 2 (c) 3 (d) 4

CO4, L5

- (28) Carry is obtained in case of:
 (a) Subtraction (b) Addition (c) Multiplication (d) Both addition and subtraction

CO5, L5

- (29) The binary addition of $1 + 1 = ?$
 (a) Sum = 1, Carry = 1 (b) Sum = 0, Carry = 0 (c) Sum = 1, Carry = 0 (d) Sum = 0, Carry = 1

CO5, L5

- (30) Number of AND gates required to for a 1 to 8 Mux.
 (a) 2 (b) 6 (c) 8 (d) 10

CO5, L5

PART-B

- Q2) Perform steady state analysis on RLC circuits.

CO2, L1, [10 marks]

- Q3) Explain the working principle of electric machines in detail.

CO1, L2, [10 marks]

- Q4) Explain Op-amps and their ideal characteristics, what do you understand by inverting and non-inverting configuration of Op-amp?

CO1, L2, [10 marks]

- Q5) Explain Multiplexer (MUX) in detail. Show how a 32 X 1 MUX can be implemented using 8 X 1 and 4 X 1 MUX.

CO4, L4, [10 marks]

- Q6) Design a Mod-12 Asynchronous counter with the help of JK flip-flop. Draw its waveform and truth table also.

CO4, L4, [10 marks]

--End of Question paper--