

**Unit-5:**  
**Sequential Logic Circuits**  
**Applications**

**Register**

# Register

Flip-flop is a 1 bit memory cell which can be used for storing the **digital** data.



To increase the storage capacity in terms of number of bits, we have to use a group of flip-flop. Such a group of flip-flop is known as a **Register**.

The **n-bit register** will consist of **n** number of flip-flop and it is capable of storing an **n-bit** word.

## Two Function of register

1. Data Storage

2. Date Movement



# Shift Registers








- Another function of a register, besides storage, is to provide for *data movements*.
- Each *stage* (flip-flop) in a shift register represents one bit of storage, and the shifting capability of a register permits the movement of data from stage to stage within the register, or into or out of the register upon application of clock pulses.

# Application of shift register

- Shift register is used as **Parallel to serial converter**, which converts the parallel data into serial data. It is utilized at the transmitter section after Analog to Digital Converter ADC block.
- Shift register is used as **Serial to parallel converter**, which converts the serial data into parallel data. It is utilized at the receiver section before Digital to Analog Converter DAC block.
- Shift register along with some additional gates generate the sequence of zeros and ones. Hence, it is used as **sequence generator**.
- Shift registers are also used as **counters**. There are two types of counters based on the type of output from right most D flip-flop is connected to the serial input. Those are Ring counter and Johnson Ring counter.

# Shift Registers

- Basic data movement in shift registers (four bits are used for illustration).



# The Shift Register


The **Shift Register** used for the storage or the transfer of binary data.

Serial-in to Serial-out (SISO) - the data is shifted serially “IN” and “OUT” of the register, one bit at a time in either a left or right direction under clock control.


Serial-in to Parallel-out (SIPO) - the register is loaded with serial data, one bit at a time, with the stored data being available at the output in parallel form.

Parallel-in to Serial-out (PISO) - the parallel data is loaded into the register simultaneously and is shifted out of the register serially one bit at a time under clock control.


Parallel-in to Parallel-out (PIPO) - the parallel data is loaded simultaneously into the register, and transferred together to their respective outputs by the same clock pulse.




# SISO







# Serial-in to Serial-out (SISO) Shift Register



All the FF are reset and a logical input 1011 is applied at the serial input line connected to stage FF0

Operation of the Shift-right Register					
Timing pulse	$Q_A$	$Q_B$	$Q_C$	$Q_D$	Serial output at $Q_D$
Initial value	0	0	0	0	0
After 1 <sup>st</sup> clock pulse	1	0	0	0	0
After 2 <sup>nd</sup> clock pulse	1	1	0	0	0
After 3 <sup>rd</sup> clock pulse	0	1	1	0	0
After 4 <sup>th</sup> clock pulse	1	0	1	1	1

# MCQ

Shift register consist of an arrangement of flip flops.

Two function of a shift register are data storage and data movement.

In a serial Shift register , several data bits are entered at the same time.

A shift register can have both parallel and serial output.

# MCQ

The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains


- 
- a) 01110
  - b) 00001
  - c) 00101
  - d) 00110

# MCQ


Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first)

- a) 1100
- b) 0011
- c) 0000
- d) 1111

# 4-bit Serial-in to Parallel-out Shift Register



Clock Pulse No	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	0	0	0	0





# MCQ

A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains \_\_\_\_\_


- a) 0000
- b) 1111
- c) 0111
- d) 1000

# 4-bit Parallel-in to Parallel-out Shift Register







# PISO Shift Register



(a) Logic diagram



Require 1 clk to load parallel data

# Ring Counter

It is a type of counter in which the output of the last flip flop is connected as an input to the first flip-flop is known as a *Ring counter*.


The input is shifted between the flip-flops in a ring shape , so it is known as a Ring counter.

A Ring counter is a **synchronous counter**. The synchronous counter has a common clock signal that triggers all the Flip-flops at the same time.

# Ring Counter

- Ring counter consists of D-flip flops connected in cascade setup with the output of last Flip-flop connected to the input of first Flip-flop.

Ring counter has  $\text{Mod} = n$  'n' is the number of bits.  
It means 4-bit ring counter has 4 states.



Clock Pulse	Q3	Q2	Q1	Q0
0	0	0	0	1
1	0	0	1	0
2	0	1	0	0
3	1	0	0	0

Ring counter divides the frequency of the clock signal by 'n'.

n is the bit size of the ring counter. So ring counter can be used as a frequency divider.

## Merits

Can be implemented using D and JK flip-flops. It is a self-decoding circuit.

## Demerits


A ring counter of n-bits has only n valid states instead of  $2^n$ . This makes them inefficient in terms of state-usage.

# MCQ

- . the number of flip flops required for a mod 16 ring counter are
  - A. 4 flip flops
  - B. 8 flip flops
  - C. 10 flip flops
  - D. 16 flip flops

# Johnson or Twisting Ring Counter

- The Johnson counter is a modification of ring counter.
- In this the inverted output of the last stage flip flop is connected to the input of first flip flop.
- If we use  $n$  flip flops to design the Johnson counter, it is known as  $2n$  bit Johnson counter or Mod  $2n$  Johnson counter.



Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	0	0	0
1	0	0	0
1	1	0	0
1	1	1	0
1	1	1	1
0	1	1	1
0	0	1	1
0	0	0	1
repeat			

Last FF output( $\sim Q$ ) feed back input to first FF  
Count  $2n$  clock pulse  
MOD- $2N$  counter

This is an advantage of the Johnson counter that it requires only half number of flip flops that of a ring counter uses, to design the same Mod.

Johnson counter divides a clock signal's frequency by ' $2n$ '.  $n$  is the bit size of the counter.

# MCQ

Ring shift and Johnson counters are \_\_\_\_\_

- a) Synchronous counters
- b) Asynchronous counters
- c) True binary counters
- d) Synchronous and true binary counters



# MCQ

In a 4-bit Johnson counter sequence, there are a total of how many states or bit patterns?

- a) 1
- b) 3
- c) 4
- d) 8