

# MSP430FG461x Device Erratasheet

## 1 Current Version

See Appendix A for prior silicon revisions.

✓ The checkmark indicates that the issue is present in the specified revision.

Devices	Rev:	ADC18	ADC25	CPU8	CPU16	CPU19	DMA3	DMA4	FLL3	FLL6	LCDA5	RTC1	TA12	TA16	TA18	TAB22	TB2	TB16	TB18	USCI19	USC120	USC121
MSP430FG4616	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<	✓
MSP430FG4617	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4618	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4619	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓

Devices	Rev:	USC122	USC123	USCI24	USC125	USC126	USCI27	USCI30	WDG2	XOSC5	XOSC8	XOSC9
MSP430FG4616	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4617	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4618	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4619	G	✓	✓	1	✓	✓	✓	✓	✓	✓	✓	✓



Package Markings www.ti.com

#### 2 **Package Markings**

#### **PZ100** LQFP (PZ) 100 Pin




YM = Year and Month Date Code LLLL = LOT Trace Code

S = Assembly Site Code

= DIE Revision

= PIN 10



Rev#

YM = Year and Month Date Code

LLLL = LOT Trace Code = Assembly Site Code

= DIE Revision

= PIN 10

#### **ZQW113** BGA (ZQW), 113 Pin



YM = Year and Month Date Code

LLLL = LOT Trace Code = Assembly Site Code S

= DIE Revision

= PIN 10



## 3 Detailed Bug Description

### ADC18

#### **ADC12 Module**

#### **Function**

Incorrect conversion result in extended sample mode

#### Description

The ADC12 conversion result can be incorrect if the extended sample mode is selected (SHP = 0), the conversion clock is not the internal ADC12 oscillator (ADC12SSEL > 0), and one of the following two conditions is true:

- The extended sample input signal SHI is asynchronous to the clock source used for ADC12CLK and the undivided ADC12 input clock frequency exceeds 3.15 MHz.
- The extended sample input signal SHI is synchronous to the clock source used for ADC12CLK and the undivided ADC12 input clock frequency exceeds 6.3 MHz.

#### Workaround

- Use the pulse sample mode (SHP = 1).
   or
- Use the ADC12 internal oscillator as the ADC12 clock source.
- Limit the undivided ADC12 input clock frequency to 3.15 MHz.
- Use the same clock source (such as ACLK or SMCLK) to derive both SHI and ADC12CLK, to achieve synchronous operation, and also limit the undivided ADC12 input clock frequency to 6.3 MHz.

### ADC25

### **ADC12 Module**

### **Function**

Write to ADC12CTL0 triggers ADC12 when CONSEQ = 00

## **Description**

If ADC conversions are triggered by the Timer\_B module and the ADC12 is in single-channel single-conversion mode (CONSEQ = 00), ADC sampling is enabled by write access to any bit(s) in the ADC12CTL0 register. This is contrary to the expected behavior that only the ADC12 enable conversion bit (ADC12ENC) triggers a new ADC12 sample.

#### Workaround

When operating the ADC12 in CONSEQ = 00 and a Timer\_B output is selected as the sample and hold source, temporarily clear the ADC12ENC bit before writing to other bits in the ADC12CTL0 register. The following capture trigger can then be re-enabled by setting ADC12ENC = 1.

### CPU8

#### **CPU Module**

#### **Function**

Using odd values in the SP register

### **Description**

The SP can be written with odd values. In the original CPU, an odd SP value could be combined with an odd offset (for example, mov. #value, 5(SP)). In the new CPU, the SP can be written with an odd value, but the first time the SP is used, the LSB is forced to 0.

## Workaround

Do not use odd values with the SP.



### **CPU16**

#### **CPU Module**

**Function** 

Indexed addressing with instructions calla, mova, and bra

Description

With indexed addressing mode and instructions calla, mova, and bra, it is not possible to reach memory above 64k if the register content is < 64k.

Example: Assume R5 = FFFEh. The instruction calla 0004h(R5) results in a 20-bit call of address 0002h instead of 10002h.

Workaround

- Use different addressing mode to reach memory above 64k.
- First use adda [index],[Rx] to calculate address in upper memory and then use calla [Rx].

### **CPU19**

#### **CPU Module**

**Function** 

CPUOFF can change register values

Description

If a CPUOFF command is followed by an instruction with an indirect addressed operand (for example, mov @R8, R9, and RET), an unintentional register-read operation can occur during the wakeup of the CPU. If the unintentional read occurs to a read-sensitive register (for example, UCB0RXBUF or TAIV), which changes its value or the value of other registers (IFGs), the bug leads to lost interrupts or wrong register read values.

Workaround

Insert a NOP instruction after each CPUOFF instruction.

#### DMA<sub>3</sub>

### **DMA Module**

**Function** 

Read-modify-write instructions may corrupt DMA address registers

Description

When a 16-bit-wide read-modify-write instruction (such as add.w and sub.w) is directly used on a DMA address register (DMAxSA or DMAxDA), the register contents are corrupted.

### Workaround

- Do not use 16-bit-wide read-modify-write instructions on DMA address registers. Instead, if address calculations are necessary, do the calculations first, and then assign the result to the DMA address registers.
- Use 20-bit-wide read-modify-write instructions (such as addx.a, subx.a) on the DMA address registers, if needed.



DMA4 DMA Module

Function Corrupted write access to 20-bit DMA registers

**Description** When a 20-bit wide write to a DMA address register (DMAxSA or DMAxDA) is

interrupted by a DMA transfer, the register contents may be unpredictable.

Workaround

 Design the application to ensure that no DMA access interrupts 20-bit wide accesses to the DMA address registers.

or

 When accessing the DMA address registers, enable the Read Modify Write disable bit (DMARMWDIS = 1), or temporarily disable all active DMA channels (DMAEN = 0).

 Use word access for accessing the DMA address registers. Note that this limits the values that can be written to the address registers to 16-bit values (lower 64K of flash).

FLL3 FLL+ Module

**Function** FLLDx = 11 for /8 may generate an unstable MCLK frequency

**Description** When setting the FLL to higher frequencies using FLLDx = 11 (8), the output frequency

of the FLL may have a larger frequency variation (for example, averaged over

2 seconds) and a lower average output frequency than expected when compared to the

other FLLDx bit settings.

Workaround None

FLL6 FLL+ Module

Function LFXT1DIG readout is wrong

**Description** The LFXT1DIG bit is always read as 0, even when the bit has been programmed as 1.

The clock bypass implementation is functional, but the bit is always read as 0.

Workaround None

LCDA5 LCD\_A Module

**Function** Wrong cycle time for first cycle of COMx/Sx signals

**Description** The time of the first cycle of COMx/Sx signals after enabling the LCD\_A module is only

half of the selected value. All following cycles are correct.

Workaround Not required, because it does not influence the LCD function.



#### RTC1 RTC Module

**Function** 

Incorrect RTCDAY count in BCD mode

Description

When using the RTC in BCD mode, RTCDAY counts from 0x29 to 0x31 instead of counting to 0x30 in the month of December (RTCMON = 0x12). Furthermore, due to a malfunction in the leap year detection logic, RTCMON/RTCDAY may incorrectly count from 0x02/0x28 to 0x03/0x01 instead of 0x02/0x29, or it may incorrectly count from 0x02/0x28 to 0x02/0x29 instead of 0x03/0x01.

Workaround

Do not operate the RTC module in BCD mode. Use the RTC in hexadecimal format mode (RTCBCD = 0) instead. Convert RTC registers to BCD on demand using software.

NOTE: The CPU instruction DADD.B/.W can be used to efficiently implement a hex to BCD conversion. An Assembly language example of such an optimized 8-bit conversion is shown below:

```
// Loop counter, process 8 bits
      mov.b
               #8.R14
      clr.b
               R12
                       // Result will get assembled in R12
     rlc.b
               R13
                       // Get MSB from input variable in R13
100p
      dadd.b
               R12,R12
      dec.b
               R14
      inz
               100p
```

#### **TA12** Timer\_A Module

**Function** 

Interrupt is lost (slow ACLK)

Description

Timer A counter is running with slow clock (external TACLK or ACLK) compared to MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by one with the occurring compare interrupt (if TAR = CCRx).

Due to the fast MCLK, the CCRx register increment (CCRx = CCRx + 1) happens before the Timer\_A counter has incremented again. Therefore, the next compare interrupt should happen at once with the next Timer\_A counter increment (if TAR = CCRx + 1). This interrupt is lost.

Workaround

Switch capture/compare mode to capture mode before the CCRx register increment. Switch back to compare mode afterward.

#### **TA16** Timer A Module

**Function** 

First increment of TAR erroneous when IDx > 00

Description

The first increment of TAR after any timer clear event (POR/TACLR) happens immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK, or TACLK). This is independent of the clock input divider settings (ID0, ID1). All following TAR increments are performed correctly with the selected IDx settings.

Workaround

None



TA18 Timer\_A Module

**Function** MOV to TACTL may clear TAR

**Description** When TACTL is modified with a MOV instruction, the contents of TAR may be cleared,

even when TACLR is not set.

Workaround Use BIS or BIC instructions to modify TACTL.

NOTE: A DMA transfer must not occur while these BIS and BIC instructions

execute. This can be prevented by disabling the DMA prior to these instructions, or by using the DMAONFETCH bit to align DMA transfers to

instruction fetch boundaries.

TAB22 Timer\_A/Timer\_B Module

Function Timer\_A/B register modification after Watchdog Timer PUC

**Description** Unwanted modification of the Timer\_A/B registers TACTL and TAIV can occur when a

PUC is generated by the Watchdog Timer (WDT) in watchdog mode and any Timer\_A/B counter register TACCRx/TBCCRx is incremented/decremented (Timer\_A/B does not

need to be running).

Workaround Initialize TACTL/TBCTL register after the reset occurs using a MOV instruction (BIS/BIC

may not fully initialize the register). TAIV/TBIV is automatically cleared following this

initialization.

Example code:

MOV.W #VAL, &TACTL

or

MOV.W #VAL, &TBCTL

Where, VAL = 0, if Timer is not used in application; otherwise, user defined per desired

function.

TB2 Timer\_B Module

Function Interrupt is lost (slow ACLK)

**Description** Timer B counter is running with slow clock (external TBCLK or ACLK) compared to

MCLK. The compare mode is selected for the capture/compare channel and the CCRx register is incremented by 1 with the occurring compare interrupt (if TBR = CCRx).

register is incremented by 1 with the occurring compare interrupt (if TBR = CCRx).

Due to the fast MCLK, the CCRx register increment (CCRx = CCRx + 1) happens before the Timer\_B counter has incremented again. Therefore, the next compare interrupt should happen at once with the next Timer\_B counter increment (if TBR = CCRx + 1).

This interrupt is lost.

**Workaround** Switch capture/compare mode to capture mode before the CCRx register increment.

Switch back to compare mode afterward.



TB16 Timer\_B Module

**Function** First increment of TBR erroneous when IDx > 00

**Description** The first increment of TBR after any timer clear event (POR/TBCLR) happens

immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK, or TBCLK). This is independent of the clock input divider settings (ID0,

ID1). All following TBR increments are performed correctly with the selected IDx settings.

Workaround None

TB18 Timer\_B Module

Function MOV to TBCTL may clear TBR

**Description** When TBCTL is modified with a MOV instruction, the contents of TBR may be cleared,

even when TBCLR is not set.

Workaround Use BIS or BIC instructions to modify TBCTL.

NOTE: A DMA transfer must not occur while these BIS and BIC instructions

execute. This can be prevented by disabling the DMA prior to these instructions or by using the DMAONFETCH bit to align DMA transfers to

instruction fetch boundaries.

USCI19 USCI Module

**Function** LPM4 may affect USCI operation

**Description** When SMCLK is used as the USCI clock source, and SMCLK is deactivated due to a

LPM4 entry, ongoing SPI master, I<sup>2</sup>C master, and UART transmit transaction are

interrupted. Also, while in LPM4, UART receive operation is nonfunctional.

Workaround Do not enter LPM4 while SPI master, I<sup>2</sup>C master, or UART transmit operations are

active. Wait for the operation to be completed prior entering LPM4, or enter a different low-power mode. Also, do not use LPM4 during UART receive operation. Instead, use a

different low-power mode.



#### **USCI** Module

#### **Function**

I<sup>2</sup>C mode multi-master transmitter issue

## **Description**

When configured for I<sup>2</sup>C master-transmitter mode and used in a multi-master environment, the USCI module can cause unpredictable bus behavior if all of the following conditions are true:

- Two masters are generating SCL. and
- The slave is stretching the SCL low phase of an ACK period while outputting NACK on SDA.and
- The slave drives ACK on SDA after the USCI has already released SCL, and then the SCL bus line is released.
   and
- 4. The transmit buffer has not been loaded before the other master continues communication by driving SCL low.

The USCI remains in the SCL high phase until the transmit buffer is written. After the transmit buffer has been written, the USCI interferes with the current bus activity and may cause unpredictable bus behavior.

#### Workaround

- Ensure that slave does not stretch the SCL low phase of an ACK period.
   or
- Ensure that the transmit buffer is loaded in time.
- Do not use the multi-master transmitter mode.



### USCI21 USCI Module

Function UART IrDA receiver filter

Description

The IrDA receive filter can be used to filter pulses with length UCAIRRXFL configured in UCAxIRRCTL register. If UCIRRXFE is set the IrDA receive decoder may filter out pulses longer than the configured filter length depending on frequency of BRCLK. This

results in framing errors or corrupted data on the receiver side.

Workaround Depending on the used baud rate and the configured filter length, a maximum frequency for BRCLK needs to be set to avoid this issue:

Max BRCLK = 
$$\frac{\text{Filter Length} + 64}{2} \times \frac{\text{Baud Rate} \times 16}{3 \times 10^6}$$

Baud Rate	Filter Length UCIRRXFL (dec)	Max BRCLK (MHz)
	64	3.28
	32	2.46
	16	2.05
0600	8	1.84
9600	4	1.74
	2	1.69
	1	1.66
	0	1.64
	64	6.55
	32	4.92
	16	4.1
40000	8	3.69
19200	4	3.48
	2	3.38
	1	3.33
	0	3.28
	64	13.11
	32	9.83
	16	8.19
38400	8	7.37
36400	4	6.96
	2	6.76
	1	6.66
	0	6.55
	64	19.11
	32	14.34
	16	11.95
<b>E6000</b>	8	10.75
56000	4	10.15
	2	9.86
	1	9.71
	0	9.56



#### **USCI** Module

#### **Function**

I<sup>2</sup>C master receiver with 10-bit slave addressing

### Description

Unexpected behavior of the USCI\_B can occur when configured in I<sup>2</sup>C master receive mode with 10-bit slave addressing under the following conditions:

- 1. The USCI sends first byte of slave address, the slave sends an ACK and when second address byte is sent, the slave sends a NACK.
- 2. Master sends a repeat start condition (if UCTXSTT = 1).
- 3. The first address byte following the repeated start is acknowledged.

However, the second address byte is not sent; instead, the master incorrectly starts to receive data and sets UCBxRXIFG = 1.

#### Workaround

Do not use a repeated start condition; instead, set the stop condition UCTXSTP = 1 in the NACK ISR prior to the following start condition (USTXSTT = 1).

## USCI23

#### **USCI** Module

#### **Function**

UART transmit mode with automatic baud rate detection

### Description

Erroneous behavior of the USCI\_A can occur when configured in UART transmit mode with automatic baud rate detection. During transmission if a "Transmit break" is initiated (UCTXBRK = 1), the USCI\_A does not deliver a stop bit of logic high; instead, it sends a logic low during the subsequent synch period.

#### Workaround

- Follow user's guide instructions for transmitting a break/synch field following UCSWRST = 1.
- Set UCTXBRK = 1 before an active transmission; that is, check for bit UCBUSY = 0 and then set UCTXBRK = 1.

## USCI24

#### **USCI Module**

### **Function**

Incorrect baud rate information during UART automatic baud rate detection mode

#### Description

Erroneous behavior of the USCI\_A can occur when configured in UART mode with automatic baud rate detection. After automatic baud rate measurement is complete, the UART updates UCAxBR0 and UCAxBR1. Under oversampling mode (UCOS16 = 1), for baud rates that should result in UCAxBRx = 0x0002, the UART incorrectly reports it as UCAxBRx = 0x5555.

#### Workaround

When break/synch is detected following the automatic baud rate detection, the flag UCBRK flag is set to 1. Check if UCAxBRx = 0x5555 and correct it to 0x0002.

### USCI25

### **USCI Module**

**Function** 

TXIFG is not reset when NACK is received in I2C mode

**Description** 

When the USCI\_B module is configured as an I<sup>2</sup>C master transmitter, the TXIFG is not reset after a NACK is received if the master is configured to send a restart (UCTXSTT = 1 and UCTXSTP = 0).

### Workaround

Reset TXIFG in software within the NACKIFG interrupt service routine.



#### **USCI** Module

**Function** 

t<sub>buf</sub> parameter violation in I<sup>2</sup>C multi-master mode

Description

In multi-master I<sup>2</sup>C systems, the timing parameter t<sub>buf</sub> (bus free time between a stop condition and the following start) is not ensured to match the I<sup>2</sup>C specification of 4.7 µs in standard mode and 1.3 us in fast mode. If the UCTXSTT bit is set during a running I2C transaction, the USCI module waits and issues the start condition on bus release, causing the violation to occur.

NOTE: It is recommended to check if UCBBUSY bit is cleared before setting UCTXSTT = 1.

Workaround

None

#### USCI27

#### **USCI** Module

#### **Function**

Timing of USCI I<sup>2</sup>C interrupts may cause device reset due to automatic clear of an IFG.

### Description

When certain USCI I<sup>2</sup>C interrupt flags (IFG) are set and an automatic flag-clearing event on the I<sup>2</sup>C bus occurs, the program counter may become corrupted. This happens only when the IFG is cleared within a critical time window (~6 CPU clock cycles) after a USCI interrupt request occurs and before the interrupt servicing is initiated. The affected interrupts are UCBxTXIFG, UCSTPIFG, UCSTTIFG and UCNACKIFG.

The automatic flag-clearing scenarios are described in the following situations:

- A pending UCBxTXIFG interrupt request is cleared on the falling SCL clock edge following a NACK.
- A pending UCSTPIFG, UCSTTIFG, or UCNACKIFG interrupt request is cleared by a following Start condition.

## Workaround

- Polling the affected flags instead of enabling the interrupts
- Ensuring the above mentioned flag-clearing events occur after a time delay of 6 CPU clock cycles has elapsed since the interrupt request occurred and was accepted.



#### **USCI Module**

#### **Function**

I2C mode master receiver / slave receiver

### Description

The USCI I2C module, when configured as a receiver (master or slave), performs a double-buffered receive operation. For example, in a transaction of two bytes, after the first byte is moved from the receive shift register to the receive buffer, the byte is acknowledged and the state machine allows the reception of the next byte.

If the receive buffer has not been cleared of its contents by reading the UCBxRXBUF register by the time the seventh bit of the following data byte is received, an error condition may occur on the I2C bus. Depending on the USCI configuration, the following may occur:

- If the USCI is configured as an I2C master receiver, an unintentional repeated start condition can be triggered or the master can switch into an idle state (I2C communication aborted). The reception of the current data byte is not successful in this case.
- If the USCI is configured as I2C slave receiver, the slave can switch to an idle state, stalling I2C communication. The reception of the current data byte is not successful in this case. The USCI I2C state machine notifies the master of the aborted reception with a NACK.

Note that the error condition described above occurs only within a limited window of the seventh bit of the current byte being received. If the receive buffer is read outside of this window (before or after), then the error condition does not occur.

#### Workaround

The error condition can be avoided by servicing the UCBxRXIFG in a timely manner. This can be done by (a) servicing the interrupt and ensuring UCBxRXBUF is read promptly or (b) using the DMA to automatically read bytes from receive buffer upon UCBxRXIFG being set.

### OR

If the receive buffer cannot be read out in time, test the I2C clock line before the UCBxRXBUF is read out to ensure that the critical window has elapsed. This is done by checking if the clock line low status indicator bit UCSCLLOW is set for at least three USCI bit clock cycles; that is,  $3 \times t_{BitClock}$ .

**NOTE:** The last byte of the transaction must be read directly from UCBxRXBUF. For all other bytes, follow the workaround.

#### Code flow for workaround:

- 1. Enter RX ISR for reading receiving bytes
- 2. Check if UCSCLLOW.UCBxSTAT == 1
- 3. If no, repeat step 2 until set.
- 4. If yes, repeat step 2 for a time period >  $3 \times t_{BitClock}$ , where  $t_{BitClock} = 1/f_{BitClock}$
- 5. If window of 3 × t<sub>BitClock</sub> cycles has elapsed, it is safe to read UCBxRXBUF.



WDG2 Watchdog Module

Function Incorrectly accessing a flash control register

**Description** If a key violation is caused by incorrectly accessing a flash control register, the watchdog

interrupt flag is set in addition to a correctly generated PUC.

Workaround None

XOSC5 LFXT1 Module

**Function** LF crystal failures may not be properly detected by the oscillator fault circuitry

**Description** The oscillator fault error detection of the LFXT1 oscillator in low-frequency mode

(XTS = 0) may not work reliably, causing a failing crystal to go undetected by the CPU;

that is, OFIFG is not set.

Workaround None

XOSC8 LFXT1 Module

**Function** ACLK failure when crystal ESR is below 40 k $\Omega$ 

**Description** When ACLK is sourced by a low-frequency crystal with an ESR below 40 kΩ, the duty

cycle of ACLK may fall below the specification; the OFIFG may become set or, in some

instances, ACLK may stop completely.

Workaround See the application report XOSC8 Guidance (SLAA423) for information regarding

working with this erratum.

XOSC9 LFXT1 Module

Function XT1 oscillator may not function as expected in high-frequency (HF) mode

**Description** XT1 oscillator does not work correctly in high-frequency mode at supply voltages below

2 V with crystal frequency > 4 MHz.

Workaround None. When XT1 oscillator is used in HF mode with crystal frequency > 4 MHz, ensure a

supply voltage > 2.2 V.



# Appendix A Prior Revisions

✓ The checkmark indicates that the issue is present in the specified revision.

Devices	Rev:	ADC18	ADC25	CPU8	CPU16	CPU19	DMA3	DMA4	FLL3	FLL6	LCDA5	RTC1	TA12	TA16	TA18	TAB22	TB2	TB16	TB18	USCI16	USC119	USCI20
	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		✓	✓
MSP430FG4616	F	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		✓	✓
	Е	✓	✓	✓	<b>\</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>	✓
	G	✓	✓	✓	<b>√</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>		<b>✓</b>	✓
MSP430FG4617	F	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		✓	✓
	Е	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		✓	✓
MSP430FG4618	F	✓	✓	✓	<b>\</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>		<b>✓</b>	✓
	Е	✓	✓	✓	<b>\</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>	✓	<b>✓</b>	✓
	G	✓	✓	✓	<b>√</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>✓</b>	<b>✓</b>		<b>✓</b>	✓
MSP430FG4619	F	✓	✓	✓	<b>\</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>√</b>	<b>\</b>		<b>√</b>	✓
	Е	✓	✓	✓	<b>\</b>	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	<b>√</b>	<b>\</b>	✓	<b>✓</b>	✓

Devices	Rev:	USCI21	USCI22	USCI23	USCI24	USCI25	USCI26	USCI27	USCI30	WDG2	XOSC5	XOSC8	KOSC9
	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4616	F	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	Е	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4617	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	F	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	Е	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4618	F	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	Е	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	G	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MSP430FG4619	F	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
	Е	1	1	1	1	1	1	1	1	1	✓	✓	1



## A.1 Detailed Bug Description

### USCI16

#### **USCI** Module

#### **Function**

UART/IrDA mode lost characters

### Description

When configured for UART/IrDA mode, the USCI baud rate generator may halt operation under the following conditions:

- IrDA mode: Repeated invalid start bits on the receive line or
- UART/IrDA modes: Positive pulse on the receive line during break character reception inside the stop-bit time slot (the second stop-bit time slot if UCSPB = 1) with a pulse width that passes the deglitch filter but is shorter than one-half of a bit time.

After halting, additional characters are ignored. Transmit functionality is not affected.

#### Workaround

Check the UCBUSY flag status periodically in software. If the flag is set and no character has been received in the expected time, reset the USCI module in software. To reset the USCI module, toggle UCSWRST and reenable the USCI interrupts.



www.ti.com Revision History

# **Revision History**

Cł	Changes from I Revision (January 2010) to J Revision								
•	Updated USCI21 description	. 10							
•	Added USCI30	. 13							

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

**TI E2E Community Home Page**