#### Cyclone<sup>®</sup> II EP2C35 Device Pin-Out PT-EP2C35-1.9

© 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

The pin connection guidelines in the device pin-out are considered preliminary. These pin connection guidelines should only be used as a recommendation, not as a specification. The use of the pin connection guidelines for any particular design should be verified for device operation, with the datasheet and Altera.

PLEASE REVIEW THE FOLLOWING TERMS AND CONDITIONS CAREFULLY BEFORE USING THE DEVICE PIN-OUT("PIN-OUT") PROVIDED TO YOU. BY USING THE PIN-OUT, YOU INDICATE YOUR ACCEPTANCE OF SUCH TERMS AND CONDITIONS, WHICH CONSTITUTE THE LICENSE AGREEMENT ("AGREEMENT") BETWEEN YOU AND ALTERA CORPORATION ("ALTERA"). IF YOU DO NOT AGREE WITH ANY OF THESE TERMS AND CONDITIONS, DO NOT DOWNLOAD, COPY, INSTALL, OR USE OF THE PIN-OUT.

- 1. Subject to the terms and conditions of this Agreement, Altera grants to you a license to use the Pin-out to determine the pin connections of the associated Altera programmable logic device or field programmable gate array. You may not use the Pin-out for other purpose. You are expressly prohibited from using the Pin-out with any programmable logic devices or field programmable gate arrays designed or manufactured by any company or entity other than Altera.
- 2. Altera does not guarantee or imply the reliability, serviceability, or function of the Pin-out. The files contained herein are provided 'AS IS'. ALTERA DISCLAIMS ALL WARRANTIES , EXPRESS OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT.
- 3. In no event shall the aggregate liability of Altera relating to this Agreement or the subject matter hereof under any legal theory (whether in tort, contract, or otherwise), exceed One US Dollar (US\$1.00). In no event shall Altera be liable for any lost revenue, lost profits, or other consequential, indirect, or special damages caused by your use of these guidelines even if advised of the possibility of such damages.
- 4. This Agreement shall be governed by the laws of the State of California, without regard to conflict of law or choice of law principles. You agree to submit to the exclusive jurisdiction of the courts in the County of Santa Clara, State of California for the resolution of any dispute or claim arising out of or relating to this Agreement. The parties hereby agree that the party who is not the substantially prevailing party with respect to a dispute, claim, or controversy relating to this Agreement shall pay the costs actually incurred by the substantially prevailing party in relation to such dispute, claim, or controversy, including attorneys' fees.

BY DOWNLOADING OR USING THE PIN-OUT, YOU ACKNOWLEDGE THAT YOU HAVE READ THIS AGREEMENT, UNDERSTAND IT, AND AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. YOU AND ALTERA FURTHER AGREE THAT IT IS THE COMPLETE AND EXCLUSIVE STATEMENT OF THE AGREEMENT BETWEEN YOU AND ALTERA, WHICH SUPERSEDES ANY PROPOSAL OR PRIOR AGREEMENT, ORAL OR WRITTEN, AND ANY OTHER COMMUNICATIONS BETWEEN YOU AND ALTERA RELATING TO THE SUBJECT MATTER OF THIS AGREEMENT.

Device Pin-Out Agreement © 2008 Altera Corporation. All rights reserved.



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B2	VREFB2N0	GND PLL3			F5	E4				
B2	VREFB2N0	VCCD_PLL3			E5	H7				
B2	VREFB2N0	GND_PLL3			F6	G7				
B2	VREFB2N0	GND								
B2	VREFB2N0	IO	ASDO	ASDO	C4	E3				
B2	VREFB2N0	IO	nCSO	nCSO	C3	D3				
B2	VREFB2N0	10	LVDS49p	CRC ERROR	D3	B2				
B2	VREFB2N0	IO	LVDS49n	CLKUSR	D4	В3				
B2	VREFB2N0	10	PLL3_OUTp		D5	E5				
B2	VREFB2N0	IO	PLL3_OUTn		D6	F6				
B2	VREFB2N0	VCCIO2								
B2	VREFB2N0	IO	LVDS48p		E3	C2	DQ2L0	DQ1L0		
B2	VREFB2N0	IO	LVDS48n		E4	C3	DQ2L1	DQ1L1		
B2	VREFB2N0	IO	LVDS47p		C1	G5	DQ2L2	DQ1L2		
B2	VREFB2N0	10	LVDS47n		C2	G6	DQ2L3	DQ1L3		
B2	VREFB2N0	IO	LVDS46p			F3				
B2	VREFB2N0	IO	LVDS46n			F4				
B2	VREFB2N0	IO	LVDS45p			D2				
B2	VREFB2N0	GND								
B2	VREFB2N0	IO	LVDS45n			D1				
B2	VREFB2N0	IO	2720.0			F7				
B2	VREFB2N0	IO	VREFB2N0		F4	J5				
B2	VREFB2N0	IO	LVDS44p		G6	J8	DQ2L4	DQ1L4		
B2	VREFB2N0	IO	LVDS44n		G5	J7	DQ2L5	DQ1L5		
B2	VREFB2N0	VCCIO2								
B2	VREFB2N0	IO				H6				
B2	VREFB2N0	IO	LVDS43p			E2				
B2	VREFB2N0	IO	LVDS43n			E1				
B2	VREFB2N0	IO	LVDS42p			K6				
B2	VREFB2N0	IO	LVDS42n			K5				
B2	VREFB2N0	IO	LVDS41p			G4				
B2	VREFB2N0	IO	LVDS41n			G3				
B2	VREFB2N0	GND								
B2	VREFB2N0	IO			F3	J6	DQ2L6	DQ1L6	DQ2L0	DQ1L0
B2	VREFB2N0	IO	LVDS40p		D1	K8	DQ2L7	DQ1L7	DQ2L1	DQ1L1
B2	VREFB2N0	IO	LVDS40n		D2	K7		DQ1L8	DQ2L2	DQ1L2
B2	VREFB2N0	10	LVDS39p		G3	F2	DM2L	DM1L0/BWS#1L0	DQ2L3	DQ1L3
B2	VREFB2N0	IO	LVDS39n		H4	F1	DQ0L0	DQ1L9	DQ2L4	DQ1L4
B2	VREFB2N0	VCCIO2			1	i i				7
B2	VREFB2N0	10	LVDS38p		H5	G1	CDPCLK0/DQS2L	CDPCLK0/DQS2L	CDPCLK0/DQS2L	CDPCLK0/DQS2L
B2	VREFB2N0	IO	LVDS38n		H6	G2	DQ0L1	DQ1L10		
B2	VREFB2N1	10	LVDS37p		E1	H3	DQ0L2	DQ1L11	DQ2L5	DQ1L5
B2	VREFB2N1	10	LVDS37n		E2	H4	DQ0L3	DQ1L12	DQ2L6	DQ1L6
B2	VREFB2N1	IO	LVDS3711 LVDS36p		F1	J3	DQ0L3	DQ1L13	DQ2L7	DQ1L7



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B2	VREFB2N1	IO	LVDS36n		F2	J4	DQ0L5	DQ1L14		DQ1L8
B2	VREFB2N1	IO	LVDS35p			H2			DM2L	DM1L0/BWS#1L0
B2	VREFB2N1	IO	LVDS35n			H1				
B2	VREFB2N1	GND								
B2	VREFB2N1	Ю	LVDS34p			J2				
B2	VREFB2N1	GND								
B2	VREFB2N1	IO	LVDS34n			J1			DQ0L0	DQ1L9
B2	VREFB2N1	IO	LVDS33p			K4			DQ0L1	DQ1L10
B2	VREFB2N1	IO	LVDS33n			K3			DQ0L2	DQ1L11
B2	VREFB2N1	VCCIO2								
B2	VREFB2N1	IO	LVDS32p			K1			DQ0L3	DQ1L12
B2	VREFB2N1	IO	LVDS32n			K2			DQ0L4	DQ1L13
B2	VREFB2N1	10	VREFB2N1		H3	L4			DQULT	DQTETO
B2	VREFB2N1	10	LVDS31p		G1	N9				
B2	VREFB2N1	IO	LVDS31n		G2	P9				
B2	VREFB2N1	10	LVDS3111		J6	L7			DQ0L5	DQ1L14
B2	VREFB2N1	10	LVDS30p LVDS30n		J5	L6			DQ0L6	DQ1L15
B2	VREFB2N1	10	LVDSSOII		L8	L9			DQULU	DQTETS
B2	VREFB2N1	10	LVDS29p		H1	L2	DQ0L6	DQ1L15	DQ0L7	DQ1L16
B2	VREFB2N1	GND	LVDS29p		п	LZ	DQULO	DQTLTS	DQUL1	DQTLTO
	VREFB2N1	IO	LVDS29n		110	1.2	DO01.7	DO4L46		DO4L47
B2		_	LVD529II		H2 L7	L3	DQ0L7	DQ1L16		DQ1L17
B2 B2	VREFB2N1 VREFB2N1	10 10	LVDS28p		J3	L10 M4				
B2 B2			LVD526P		JS	IVI4				
	VREFB2N1	VCCIO2	LV/D000 -		14	1.45		DO41.47	DMOL	DN41 4 /D\N/O //41 4
B2	VREFB2N1	10	LVDS28n		J4	M5	DDOLL(0/DOO0	DQ1L17	DM0L	DM1L1/BWS#1L1
B2	VREFB2N1	10	LVDS27p		J1	M3	DPCLK0/DQS0L	DPCLK0/DQS0L	DPCLK0/DQS0L	DPCLK0/DQS0L
B2	VREFB2N1	IO	LVDS27n	TDI	J2	M2				
B2	VREFB2N1	TDI		TDI	K5	M8				
B2	VREFB2N1	TCK		TCK	K2	M6				
B2	VREFB2N1	TMS		TMS	K6	L8				
B2	VREFB2N1	TDO		TDO	L5	M7				
B2	VREFB2N1	DCLK	DCLK	DCLK	L6	N6				
B2	VREFB2N1	DATA0	DATA0	DATA0	K4	N3				
B2	VREFB2N1	nCE		nCE	K1	N4				
B2	VREFB2N1	CLK0	LVDSCLK0p/input(3)		L1	N2				
B2	VREFB2N1	CLK1	LVDSCLK0n/input(3)		L2	N1				
B2	VREFB2N1	GND			ļ	ļ				
B2	VREFB2N1	nCONFIG		nCONFIG	L4	N7				
B1	VREFB1N0	CLK2	LVDSCLK1p/input(3)		M1	P2				
B1	VREFB1N0	CLK3	LVDSCLK1n/input(3)		M2	P1				
B1	VREFB1N0	VCCIO1								
B1	VREFB1N0	IO	LVDS26p		M5	P3	DPCLK1/DQS1L	DPCLK1/DQS1L	DPCLK1/DQS1L	DPCLK1/DQS1L
B1	VREFB1N0	IO	LVDS26n		M6	P4				
B1	VREFB1N0	IO	LVDS25p		N1	R2	DM0L	DM1L1/BWS#1L1	DQ1L0	DQ3L0



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B1	VREFB1N0	IO	LVDS25n		N2	R3	DQ1L0	DQ3L0	DQ1L1	DQ3L1
B1	VREFB1N0	GND								
B1	VREFB1N0	IO	LVDS24p		P1	R4	DQ1L1	DQ3L1	DQ1L2	DQ3L2
B1	VREFB1N0	GND								
B1	VREFB1N0	IO	LVDS24n		P2	R5	DQ1L2	DQ3L2		
B1	VREFB1N0	IO	LVDS23p		M8	T10				
B1	VREFB1N0	IO	LVDS23n		M7	T9				
B1	VREFB1N0	IO	LVDS22p		N6	P7	DQ1L3	DQ3L3	DQ1L3	DQ3L3
B1	VREFB1N0	IO	LVDS22n		N5	P6	2 4 . 2 0	2 4020	DQ1L4	DQ3L4
B1	VREFB1N0	VCCIO1	LVBGLLII		110	. 0			Dail	D QOL!
B1	VREFB1N0	IO	LVDS21p			T2			DQ1L5	DQ3L5
B1	VREFB1N0	IO	LVDS21p		1	T3			DQ1L6	DQ3L6
B1	VREFB1N0	IO	LVDS20p		N3	R6	DQ1L4	DQ3L4	DQ1L7	DQ3L7
B1	VREFB1N0	IO	LVDS20p		N4	R7	DQ1L5	DQ3L5	DQ1L8	DQ3L8
B1	VREFB1N0	10	VREFB1N0		P3	T4	DQTLS	DQ3L3	DQTLO	DQ3L0
<u>В1</u> В1	VREFB1N0	10	LVDS19p		F3	U2			DM1L/BWS#1L	DM31 0/DM6#31 0
В1	VREFB1N0	10			<del>}</del>	U1			DIVITE/BVV5#TL	DM3L0/BWS#3L0
	VREFB1N0 VREFB1N0	GND	LVDS19n		<del>}</del>	UI				
B1			L)/DC40=		DO	110				
B1	VREFB1N0	10	LVDS18p		R8	U9				
B1	VREFB1N0	10	LVDS18n		R7	U10	DO 41 0	D001.0		
B1	VREFB1N0	IO	LVDS17p		P5	U3	DQ1L6	DQ3L6		
B1	VREFB1N0	IO	LVDS17n		P6	U4	DQ1L7	DQ3L7		
B1	VREFB1N0	IO	LVDS16p		R1	V1	DQ1L8	DQ3L8		
B1	VREFB1N0	VCCIO1								
B1	VREFB1N0	IO	LVDS16n		R2	V2	DM1L/BWS#1L	DM3L0/BWS#3L0		
B1	VREFB1N0	IO	LVDS15p			T7				
B1	VREFB1N0	IO	LVDS15n			T6				
B1	VREFB1N0	IO	LVDS14p			V4				
B1	VREFB1N0	IO	LVDS14n			V3				
B1	VREFB1N0	IO	LVDS13p		T1	W2			DQ3L0	DQ3L9
B1	VREFB1N0	IO	LVDS13n		T2	W1			DQ3L1	DQ3L10
B1	VREFB1N0	GND								
B1	VREFB1N1	IO	LVDS12p		P4	U6			DQ3L2	DQ3L11
B1	VREFB1N1	IO	LVDS12n		R4	U7			DQ3L3	DQ3L12
B1	VREFB1N1	IO				U5			DQ3L4	DQ3L13
B1	VREFB1N1	IO	LVDS11p		U1	W4	CDPCLK1/DQS3L	CDPCLK1/DQS3L	CDPCLK1/DQS3L	CDPCLK1/DQS3L
B1	VREFB1N1	IO	LVDS11n		U2	W3				
B1	VREFB1N1	VCCIO1								
B1	VREFB1N1	IO				Y1			DQ3L5	DQ3L14
B1	VREFB1N1	IO	LVDS10p		R5	V5	DQ3L0	DQ3L9	DQ3L6	DQ3L15
B1	VREFB1N1	IO	LVDS10n		R6	V6	DQ3L1	DQ3L10	DQ3L7	DQ3L16
B1	VREFB1N1	IO	LVDS9p			AA2			DQ3L8	DQ3L17
B1	VREFB1N1	GND								
B1	VREFB1N1	IO	LVDS9n			AA1			DM3L/BWS#3L	DM3L1/BWS#3L1



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B1	VREFB1N1	GND							1	1 1 1
B1	VREFB1N1	IO	LVDS8p		V1	Y3	DQ3L2	DQ3L11		
B1	VREFB1N1	IO	LVDS8n		V2	Y4	DQ3L3	DQ3L12		
B1	VREFB1N1	IO	LVDS7p		T5	R8	DQ3L4	DQ3L13		
B1	VREFB1N1	10	LVDS7n		T6	T8	D Q O L T	DQOLIO		
B1	VREFB1N1	IO	LVBOTH		T3	V7				
B1	VREFB1N1	VCCIO1			10	V /				
B1	VREFB1N1	IO	VREFB1N1		U3	W6				
B1	VREFB1N1	IO	LVDS6p		W1	AB2	DQ3L5	DQ3L14		
B1	VREFB1N1	IO	LVDS6n		W2	AB1	DQ3L6	DQ3L15		
B1	VREFB1N1	IO	LVDS5p		Y1	AA4	DQ3L7	DQ3L16		
B1	VREFB1N1	10	LVDS5n		Y2	AA3	DQ3L8	DQ3L17		
B1	VREFB1N1	10	LVDS4p		12	AC2	DQULU	DQULIT		
B1	VREFB1N1	10	LVDS4n			AC1				
B1	VREFB1N1	GND	LVDO4II			701				
B1	VREFB1N1	IO	LVDS3p			AA5				
B1	VREFB1N1	10	LVDS3p LVDS3n			Y5				
B1	VREFB1N1	10	LVDS2p		W3	AD2	DM3L/BWS#3L	DM3L1/BWS#3L1		
B1	VREFB1N1	10	LVDS2p		W4	AD3	DIVISE/DVVS#3E	DIVISE I/DVVS#SE I		
B1	VREFB1N1	10	LVDS1p		VV4	AE2				
B1	VREFB1N1	VCCIO1	LVD31p			ALZ				
B1	VREFB1N1	IO	LVDS1n			AE3				
В1	VREFB1N1	10	LVDS111		Y3	AB3				
B1	VREFB1N1	10	LVDS0p		Y4	AB4				
B1	VREFB1N1	10	LVD30II		W5	AC3				
B1	VREFB1N1	10	PLL1_OUTp		U4	AA7				
B1	VREFB1N1	10	PLL1_OUTp		V4	AA6				
В1	VREFB1N1	GND	PLLI_OUTII		V4	AAO				
B1	VREFB1N1	GND_PLL1			U5	W7				
B1	VREFB1N1	VCCD_PLL1			U6	Y7				
B1	VREFB1N1	GND PLL1			V5	Y6				
B8	VREFB8N1	VCCA_PLL1			U7	AA8				
<u>во</u> В8	VREFB8N1	GNDA_PLL1			V7	Y8				
<u>в</u> 8	VREFB8N1	GNDA_FLL1			V /	10				
В8	VREFB8N1	IO	LVDS200n	DEV OE	AA3	AE4				
В8	VREFB8N1	10	LVDS200fi	DEV_OE	AB3	AF4			DM1B	
В8	VREFB8N1	10	LVDS199p		AB3	AC5			DQ1B7	
в8 В8	VREFB8N1	10	LVDS199p LVDS199n	1	AB4 AA4	AC6			DQ1B7 DQ1B6	
в8 В8	VREFB8N1	10	LVDS199fi LVDS198p	1	Y5	AD4			DQ1B6 DQ1B5	
		IO			Y6	AD4 AD5	DM2D/DM2#2D	DM2D4/DM2#2D4		
B8 B8	VREFB8N1 VREFB8N1		LVDS198n		10	ADS	DM3B/BWS#3B	DM3B1/BWS#3B1	DQ1B4	
		VCCIO8	L)/DC107n		AD5	^ F F	CDDCL KO/DOCAD	CDDCL KO/DOCAD	CDDCLK0/DOC45	CDDCL KO/DOCAD
B8	VREFB8N1	IO	LVDS197p		AB5	AE5	CDPCLK2/DQS1B	CDPCLK2/DQS1B	CDPCLK2/DQS1B	CDPCLK2/DQS1B
B8 B8	VREFB8N1	GND	L)/DC107n		^ ^ -	^ F F			-	
	VREFB8N1	IO	LVDS197n		AA5	AF5				1



Note (1), (2)

Bank	VREFB	Pin Name /	Optional Function(s)	Configuration	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function	LV/D0400	Function	U464	400	F404/ U404	F484/ U484	F672	F672
38	VREFB8N1	10	LVDS196p		ļ	AD6			DQ1B3	
38	VREFB8N1	10	LVDS196n		то.	AD7				
38	VREFB8N1	10	LVDS195p		T8	V10				
38	VREFB8N1	10	LVDS195n		T7	V9				
38	VREFB8N1	VCCIO8	1 (2 = 2 2 1 1 1							
38	VREFB8N1	10	VREFB8N1		Y7	AC7				
38	VREFB8N1	GND								
38	VREFB8N1	10				W8				
38	VREFB8N1	IO	LVDS194p		U8	W10	DQ3B8	DQ3B17		
38	VREFB8N1	IO	LVDS194n			Y10			DQ1B2	
38	VREFB8N1	GND								
38	VREFB8N1	Ю				AB8			DQ1B1	
38	VREFB8N1	IO	LVDS193p			AC8			DQ1B0	
38	VREFB8N1	IO	LVDS193n			AD8			DM3B/BWS#3B	DM3B1/BWS#3B1
38	VREFB8N1	Ю	LVDS192p		AB6	AE6	DQ3B7	DQ3B16	DQ3B8	DQ3B17
38	VREFB8N1	VCCIO8								
38	VREFB8N1	Ю	LVDS192n		AA6	AF6	DQ3B6	DQ3B15	DQ3B7	DQ3B16
38	VREFB8N1	GND								
38	VREFB8N1	10				AA9			DQ3B6	DQ3B15
38	VREFB8N1	IO	LVDS191p		V8	AA10	DQ3B5	DQ3B14	DQ3B5	DQ3B14
38	VREFB8N1	IO	LVDS191n		W7	AB10	DQ3B4	DQ3B13	DQ3B4	DQ3B13
38	VREFB8N1	GND								
B8	VREFB8N1	IO	LVDS190p		W8	AA11	DQ3B3	DQ3B12	DQ3B3	DQ3B12
B8	VREFB8N1	IO	LVDS190n		V9	Y11	DQ3B2	DQ3B11	DQ3B2	DQ3B11
B8	VREFB8N1	IO	LVDS189p		AB7	AE7	DQ3B1	DQ3B10	DQ3B1	DQ3B10
B8	VREFB8N1	IO	LVDS189n		AA7	AF7	DQ3B0	DQ3B9	DQ3B0	DQ3B9
B8	VREFB8N1	VCCIO8								
38	VREFB8N0	10	LVDS188p		Y9	AE8	DPCLK2/DQS3B	DPCLK2/DQS3B	DPCLK2/DQS3B	DPCLK2/DQS3B
38	VREFB8N0	GND								
B8	VREFB8N0	IO	LVDS188n		W9	AF8				
38	VREFB8N0	IO	LVDS187p			W11				
B8	VREFB8N0	IO	LVDS187n			W12				
38	VREFB8N0	GND								
B8	VREFB8N0	IO	LVDS186p		U9	AC9	DM5B/BWS#5B	DM3B0/BWS#3B0	DM5B/BWS#5B	DM3B0/BWS#3B0
B8	VREFB8N0	IO	LVDS186n		U10	AC10	DQ5B8	DQ3B8		
B8	VREFB8N0	IO	LVDS185p			AE9			DQ5B8	DQ3B8
B8	VREFB8N0	VCCIO8								
38	VREFB8N0	IO	LVDS185n			AF9			DQ5B7	DQ3B7
38	VREFB8N0	GND			1	T				
38	VREFB8N0	IO	LVDS184p			AD10			DQ5B6	DQ3B6
B8	VREFB8N0	IO	LVDS184n	1		AC11	1	1	DQ5B5	DQ3B5
38	VREFB8N0	IO	LVDS183p		AB8	AE10	DQ5B7	DQ3B7	DQ5B4	DQ3B4
38	VREFB8N0	GND		-	, 100	, L 10	2 3001	2 0001	D &0D-1	5 Q0D-
38	VREFB8N0	IO	LVDS183n		AA8	ΔF10	DQ5B6	DQ3B6	DQ5B3	DQ3B3



Note (1), (2)

Bank	VREFB	Pin Name /	Optional Function(s)	_		F672	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function	U484		F484/ U484	F484/ U484	F672	F672
38	VREFB8N0	IO				AB12			DQ5B2	DQ3B2
38	VREFB8N0	IO	VREFB8N0		Y10	AC12				
38	VREFB8N0	IO	LVDS182p			AD11			DQ5B1	DQ3B1
38	VREFB8N0	VCCIO8								
38	VREFB8N0	IO	LVDS182n			AE11			DQ5B0	DQ3B0
38	VREFB8N0	GND								
38	VREFB8N0	Ю	LVDS181p		AB9	V14	DQ5B5	DQ3B5		
38	VREFB8N0	IO	LVDS181n		AA9	V13	DQ5B4	DQ3B4		
38	VREFB8N0	IO	LVDS180p		T11	V11				
38	VREFB8N0	IO	LVDS180n		R11	U12				
38	VREFB8N0	IO	LVDS179p		W11	AA12	DQ5B3	DQ3B3	DM4B	DM5B1/BWS#5B1
38	VREFB8N0	IO	LVDS179n		V11	Y12	DQ5B2	DQ3B2		DQ5B17
38	VREFB8N0	IO	LVDS178p		AB10	AD12	DQ5B1	DQ3B1	DQ4B7	DQ5B16
38	VREFB8N0	VCCIO8	·							
38	VREFB8N0	IO	LVDS178n		AA10	AE12	DQ5B0	DQ3B0	DQ4B6	DQ5B15
38	VREFB8N0	GND								
88	VREFB8N0	IO	LVDS177p		AB11	AE13	DPCLK3/DQS5B	DPCLK3/DQS5B	DPCLK3/DQS5B	DPCLK3/DQS5B
8	VREFB8N0	GND	'							
8	VREFB8N0	IO	LVDS177n		AA11	AF13				
18	VREFB8N0	CLK15	LVDSCLK7p/input(3)		U11	AC13				
38	VREFB8N0	CLK14	LVDSCLK7n/input(3)		U12	AD13				
37	VREFB7N1	CLK13	LVDSCLK6p/input(3)		W12	AF14				
37	VREFB7N1	CLK12	LVDSCLK6n/input(3)		V12	AE14				
37	VREFB7N1	IO	LVDS176p		AB12		DPCLK4/DQS4B	DPCLK4/DQS4B	DPCLK4/DQS4B	DPCLK4/DQS4B
37	VREFB7N1	VCCIO7								
37	VREFB7N1	IO	LVDS176n		AA12	AD15				
37	VREFB7N1	GND	212011011			7.2.0				
37	VREFB7N1	IO				AC14			DQ4B5	DQ5B14
37	VREFB7N1	GND				7.0			2 4 .20	2 4 5 2
37	VREFB7N1	IO	LVDS175p			AA13			DQ4B4	DQ5B13
37	VREFB7N1	IO	LVDS175n			Y13			DQ4B3	DQ5B12
37	VREFB7N1	IO	LVDS174p		AB13		DM4B	DM5B1/BWS#5B1	D Q 100	D Q O D 1 L
37	VREFB7N1	IO	LVDS174n		AA13	Y14	511115	DQ5B17	DQ4B2	DQ5B11
37	VREFB7N1	IO	LVDS173p		70110	Y15		D QOD II	DQ4B1	DQ5B10
37	VREFB7N1	IO	LVDS173n			AA15			DQ4B0	DQ5B9
37 37	VREFB7N1	VCCIO7			1				- 4100	_ 4000
37 37	VREFB7N1	IO	LVDS172p			AB15				
57	VREFB7N1	GND	100112p		1	, 15 15				
37	VREFB7N1	IO	LVDS172n		U13	AC15	DQ4B7	DQ5B16	DM2B	DM5B0/BWS#5B0
37 37	VREFB7N1	GND	L V D O 17 Z 11		515	, 10 13	וטקאטו	D Q O D 10	DIVIZU	5.VI3B0/BVV0#3B0
37 37	VREFB7N1	IO	LVDS171p			AE16				DQ5B8
37 37	VREFB7N1	IO	LVDS171p LVDS171n			AD16			DQ2B7	DQ5B6 DQ5B7
37 37	VREFB7N1	10	VREFB7N1	1	Y13	AC16			טעצטו	וממאמו
) (	VREFB7N1	10	LVDS170p		AB14		DQ4B6	DQ5B15		

PT-EP2C35-1.9.XIS



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B7	VREFB7N1	VCCIO7		- unotion	0.0.		1 10 17 0 10 1	1 10 17 0 10 1		10.2
B7	VREFB7N1	IO	LVDS170n		AA14	W16	DQ4B5	DQ5B14		
B7	VREFB7N1	GND	LVDOTTOIT		77717	VV 10	DQ+D0	DQODIT		
B7	VREFB7N1	IO	LVDS169p		AB15	AF17	DQ4B4	DQ5B13	DQ2B6	DQ5B6
B7	VREFB7N1	GND	LVD3 109p		ABIS	AF I7	DQ4B4	DQJB13	DQZB0	DQSB0
B7	VREFB7N1	IO	LVDS169n		AA15	AE17	DQ4B3	DQ5B12	DQ2B5	DQ5B5
В7 В7	VREFB7N1	10	LVDS168p		AB16	AC17	DQ4B3 DQ4B2	DQ5B12 DQ5B11	DQ2B4	DQ5B4
в <i>т</i> В7	VREFB7N1	IO	LVDS168p		_	AD17	DQ4B2 DQ4B1	DQ5B11	DQ2B4 DQ2B3	DQ5B3
		-			AA16				DQ2B3 DQ2B2	
B7	VREFB7N1	10	LVDS167p		W14	AA16	DQ4B0	DQ5B9		DQ5B2
B7	VREFB7N1	10	LVDS167n		V14	Y16	DM2B	DM5B0/BWS#5B0	DQ2B1	DQ5B1
B7	VREFB7N1	IO	LVDS166p		-	AF18			DQ2B0	DQ5B0
B7	VREFB7N1	VCCIO7								
B7	VREFB7N1	IO	LVDS166n			AE18				
B7	VREFB7N1	GND			ļ					
B7	VREFB7N1	Ю	LVDS165p		AB17	AF19	DPCLK5/DQS2B	DPCLK5/DQS2B	DPCLK5/DQS2B	DPCLK5/DQS2B
B7	VREFB7N1	GND								
B7	VREFB7N1	Ю	LVDS165n		AA17	AE19				
B7	VREFB7N0	10	LVDS164p			AB18				
B7	VREFB7N0	IO	LVDS164n			AC18				
B7	VREFB7N0	Ю	LVDS163p		U14	W17		DQ5B8		
B7	VREFB7N0	Ю	LVDS163n			V17				
B7	VREFB7N0	VCCIO7								
B7	VREFB7N0	Ю	LVDS162p		Y14	AA17	DQ2B7	DQ5B7		
B7	VREFB7N0	GND								
B7	VREFB7N0	IO	LVDS162n		W15	AA18	DQ2B6	DQ5B6		
B7	VREFB7N0	GND								
B7	VREFB7N0	IO	LVDS161p			AD19			DM0B	
B7	VREFB7N0	IO	LVDS161n			AC19				
B7	VREFB7N0	IO	LVDS160p			AF20			DQ0B7	
B7	VREFB7N0	IO	LVDS160n			AE20			DQ0B6	
B7	VREFB7N0	Ю	LVDS159p		R14	AB20			DQ0B5	
B7	VREFB7N0	Ю	LVDS159n		R15	AC20			DQ0B4	
B7	VREFB7N0	VCCIO7			1					
B7	VREFB7N0	IO	LVDS158p		AB18	AF21	DQ2B5	DQ5B5	DQ0B3	
B7	VREFB7N0	GND			1	T				
B7	VREFB7N0	IO	LVDS158n		AA18	AE21	DQ2B4	DQ5B4		
B7	VREFB7N0	10	VREFB7N0		Y16	Y18	- 3-0 !	- 4051		
B7	VREFB7N0	10	VICEIDINO		1 10	AA20			DQ0B2	
B7	VREFB7N0	10	LVDS157p		1	U17			D & 0 D Z	
B7	VREFB7N0	10	LVDS157p		1	U18	+		+	
в <i>т</i> В7	VREFB7N0	IO	LVDS157II		1	V18				
в <i>т</i> В7					1	W19				
	VREFB7N0	10	LVDS156n		1	VV 19				
B7 B7	VREFB7N0	VCCIO7	LVD0455=		D46	A F.O.C			DOOD4	
	VREFB7N0	Ю	LVDS155p		R16	AF22			DQ0B1	



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B7	VREFB7N0	GND		r unotion	0.0.		1 10 11 0 10 1	1 10 1/ 0 10 1	1 0.2	10.2
B7	VREFB7N0	IO	LVDS155n		T16	AE22			DQ0B0	
B7	VREFB7N0	IO	LVDS154p		U15	AC21	CDPCLK3/DQS0B	CDPCLK3/DQS0B	CDPCLK3/DQS0B	CDPCLK3/DQS0B
B7	VREFB7N0	IO	LVDS154p LVDS154n		V15	AD21	CDI CENS/DQ30B	CDI CENS/DQ30B	CDI CENS/DQ30B	CDI CENS/DQ30B
B7	VREFB7N0	VCCIO7	LVD313411		V 13	ADZI				
B7	VREFB7N0	IO	LVDS153p		Y17	AD23	DQ2B3	DQ5B3		
В7 В7	VREFB7N0	IO	LVDS153p LVDS153n		W16	AD23	DQ2B2	DQ5B2		
B7	VREFB7N0	IO	LVDS153ii LVDS152p		AB19	AC22	DQ2B2 DQ2B1	DQ5B1		
В7 В7	VREFB7N0	IO	LVDS152p LVDS152n		AA19	AB21	DQ2B1	DQ5B0		
	VREFB7N0		LVDS152ff LVDS151p			AF23	DQZBU	DQSBU		
B7		10			AB20	_				
B7	VREFB7N0	10	LVDS151n		AA20	AE23				
B7	VREFB7N0	GND			1440	>/40				
B7	VREFB7N0	GNDA_PLL4			V16	Y19				
B7	VREFB7N0	VCCA_PLL4			U16	AA19				
B6	VREFB6N1	GND_PLL4			V18	AA21				
B6	VREFB6N1	VCCD_PLL4			U17	Y20				
B6	VREFB6N1	GND_PLL4			T17	W20				
B6	VREFB6N1	GND								
B6	VREFB6N1	IO			Y18	AC23				
B6	VREFB6N1	IO	LVDS150n	INIT_DONE	V19	AE25				
B6	VREFB6N1	IO	LVDS150p	nCEO	W20	AE24				
B6	VREFB6N1	IO	LVDS149n		Y19	AD25				
B6	VREFB6N1	IO	LVDS149p		Y20	AD24	DM3R/BWS#3R	DM3R1/BWS#3R1		
B6	VREFB6N1	IO			W18	Y21				
B6	VREFB6N1	IO	PLL4_OUTn		U18	V20				
B6	VREFB6N1	VCCIO6								
B6	VREFB6N1	Ю	PLL4_OUTp		T18	V21				
B6	VREFB6N1	Ю	LVDS148n		U19	W21	DQ3R8	DQ3R17		
B6	VREFB6N1	Ю	LVDS148p		V20	Y22	DQ3R7	DQ3R16		
B6	VREFB6N1	GND								
B6	VREFB6N1	IO	LVDS147n			AA24				
B6	VREFB6N1	IO	LVDS147p			AA23				
B6	VREFB6N1	IO	LVDS146n			AB24				
B6	VREFB6N1	IO	LVDS146p	ĺ		AB23				
B6	VREFB6N1	IO	VREFB6N1		U20	V22				
B6	VREFB6N1	IO	LVDS145n		W21		DQ3R6	DQ3R15		
B6	VREFB6N1	IO	LVDS145p	1	W22	AC26	DQ3R5	DQ3R14		
B6	VREFB6N1	VCCIO6	55		1	1				
B6	VREFB6N1	IO	LVDS144n			AB26				
B6	VREFB6N1	IO	LVDS144p			AB25				
B6	VREFB6N1	IO	LVDS143n			Y24				
B6	VREFB6N1	IO	LVDS143h		R17	Y23	DQ3R4	DQ3R13		
B6	VREFB6N1	10	LVDS143p LVDS142n		13.17	AA25	DQUINT	DQUITIO	<del> </del>	
В6	VREFB6N1	GND	LVDO 14211		<del>                                     </del>	7723			1	



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B6	VREFB6N1	IO	LVDS142p			AA26				
B6	VREFB6N1	GND	'							
B6	VREFB6N1	IO	LVDS141n		Y21	Y26	DQ3R3	DQ3R12	DM3R/BWS#3R	DM3R1/BWS#3R1
B6	VREFB6N1	IO	LVDS141p		Y22	Y25	DQ3R2	DQ3R11	DQ3R8	DQ3R17
B6	VREFB6N1	IO	·			U22			DQ3R7	DQ3R16
B6	VREFB6N1	IO	LVDS140n		V21	W24	DQ3R1	DQ3R10	DQ3R6	DQ3R15
B6	VREFB6N1	IO	LVDS140p		V22	W23	DQ3R0	DQ3R9	DQ3R5	DQ3R14
B6	VREFB6N1	IO	LVDS139n		U21	W25				
B6	VREFB6N1	VCCIO6	2.20.00		-					
B6	VREFB6N1	IO	LVDS139p		U22	W26	CDPCLK4/DQS3R	CDPCLK4/DQS3R	CDPCLK4/DQS3R	CDPCLK4/DQS3R
B6	VREFB6N0	IO	LVDS138n		R18	V23	DM1R/BWS#1R	DM3R0/BWS#3R0	DQ3R4	DQ3R13
B6	VREFB6N0	10	LVDS138p		R19	V24	DQ1R8	DQ3R8	DQ3R3	DQ3R12
B6	VREFB6N0	10	LVDS137n		P17	V25	DQ1R7	DQ3R7	DQ3R2	DQ3R12 DQ3R11
B6	VREFB6N0	10	LVDS137h		P18	V25	DQ1R7	DQ3R6	DQ3R2 DQ3R1	DQ3R10
B6	VREFB6N0	GND	LVDS137p		F 10	V20	DQIRO	DQ3R0	DQ3K1	DQ3K10
			LVD0400=			1104			DOODO	DOODO
B6	VREFB6N0	10	LVDS136n			U21			DQ3R0	DQ3R9
B6	VREFB6N0	IO	LVDS136p		T04	U20	D04D5	DOODE		
B6	VREFB6N0	IO	LVDS135n		T21	T19	DQ1R5	DQ3R5		
B6	VREFB6N0	IO	LVDS135p		T22	R19	DQ1R4	DQ3R4		
B6	VREFB6N0	IO	LVDS134n		R21	U24	DQ1R3	DQ3R3		
B6	VREFB6N0	IO	LVDS134p		R22	U23	DQ1R2	DQ3R2	DM1R/BWS#1R	DM3R0/BWS#3R0
B6	VREFB6N0	IO	LVDS133n			U25			DQ1R8	DQ3R8
B6	VREFB6N0	VCCIO6								
B6	VREFB6N0	IO	LVDS133p			U26			DQ1R7	DQ3R7
B6	VREFB6N0	IO				T20			DQ1R6	DQ3R6
B6	VREFB6N0	IO	VREFB6N0		R20	T21				
B6	VREFB6N0	IO	LVDS132n		P15	T17				
B6	VREFB6N0	IO	LVDS132p		N15	T18				
B6	VREFB6N0	GND								
B6	VREFB6N0	IO	LVDS131n		P20	T25			DQ1R5	DQ3R5
B6	VREFB6N0	IO	LVDS131p		P19	T24			DQ1R4	DQ3R4
B6	VREFB6N0	IO	LVDS130n		M16	P17				
B6	VREFB6N0	IO	LVDS130p		M15	R17				
B6	VREFB6N0	IO	LVDS129n		P21	T23				
B6	VREFB6N0	IO	LVDS129p		P22	T22			DQ1R3	DQ3R3
B6	VREFB6N0	10			† <u></u>	R20		1	DQ1R2	DQ3R2
B6	VREFB6N0	VCCIO6				. 120				2 431 12
B6	VREFB6N0	nSTATUS		nSTATUS	N20	R22				
B6	VREFB6N0	GND		INTATOS	1120	1144				
B6	VREFB6N0	CONF DONE		CONF DONE	N18	R23			<del> </del>	
B6	VREFB6N0	GND		CONF_DONE	INTO	1123				
В6				MCEL 1	N117	D24				
	VREFB6N0	MSEL1		MSEL1	N17	P21				
B6	VREFB6N0	MSEL0	LVD0400=	MSEL0	M17	P20	DO4D4	DO2D4	DO4D4	DOOD4
B6	VREFB6N0	IO	LVDS128n	]	N21	R24	DQ1R1	DQ3R1	DQ1R1	DQ3R1



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B6	VREFB6N0	IO	LVDS128p		N22	R25	DQ1R0	DQ3R0	DQ1R0	DQ3R0
B6	VREFB6N0	VCCIO6								
B6	VREFB6N0	IO	LVDS127n		M19	P24				
B6	VREFB6N0	IO	LVDS127p		M18	P23	DPCLK6/DQS1R	DPCLK6/DQS1R	DPCLK6/DQS1R	DPCLK6/DQS1R
B6	VREFB6N0	CLK7	LVDSCLK3n/input(3)		M21	P26				
B6	VREFB6N0	CLK6	LVDSCLK3p/input(3)		M22	P25				
B5	VREFB5N1	CLK5	LVDSCLK2n/input(3)		L21	N26				
B5	VREFB5N1	CLK4	LVDSCLK2p/input(3)		L22	N25				
B5	VREFB5N1	IO	LVDS126n		L19	N24				
B5	VREFB5N1	IO	LVDS126p	†	L18	N23	DPCLK7/DQS0R	DPCLK7/DQS0R	DPCLK7/DQS0R	DPCLK7/DQS0R
B5	VREFB5N1	IO	LVDS125n	<u> </u>	K21	M25	DM0R	DM1R1/BWS#1R1	DM0R	DM1R1/BWS#1R1
B5	VREFB5N1	10	LVDS125p		K22	M24	DIVIOIX	DQ1R17	DIVIOR	DQ1R17
B5	VREFB5N1	VCCIO5	LVD0120p		1122	IVIZT		DQII(II		DQIIVII
B5	VREFB5N1	IO	LVDS124n		J21	M21	DQ0R7	DQ1R16		
B5	VREFB5N1	GND	LVDS124II		JZ 1	IVIZ I	DQUIT	DQTICTO		
B5	VREFB5N1	IO	LVDS124p	1	J22	N20	DQ0R6	DQ1R15	DQ0R7	DQ1R16
B5	VREFB5N1	GND	LVD3124p		JZZ	INZU	DQUNU	DQINIS	DQUKI	DQTKTO
В5	VREFB5N1	IO	LVDS123n	1	L17	M20			DQ0R6	DQ1R15
B5	VREFB5N1	10	LVDS123p		K17	M19			DQ0R5	DQ1R14
В5	VREFB5N1	10	LVDS123p LVDS122n		H21	M23			DQ0R3 DQ0R4	DQ1R13
	VREFB5N1	10			H22				DQ0R4 DQ0R3	
B5			LVDS122p		HZZ	M22				DQ1R12
B5	VREFB5N1	10	LVDS121n			K26			DQ0R2	DQ1R11
B5 B5	VREFB5N1	VCCIO5	L)/D0404=			KOE			DOOD4	DO4D40
	VREFB5N1	10	LVDS121p		1440	K25			DQ0R1	DQ1R10
B5	VREFB5N1	10	L) (D0400 -		K18	L19	DOODE	DO4D44	DQ0R0	DQ1R9
B5	VREFB5N1	10	LVDS120n		J20	L25	DQ0R5	DQ1R14		
B5	VREFB5N1	10	LVDS120p	+	H19	L24	DQ0R4	DQ1R13		
B5	VREFB5N1	10	VREFB5N1		K20	L23				
B5	VREFB5N1	GND								
B5	VREFB5N1	10	LVDS119n			J26				
B5	VREFB5N1	GND								
B5	VREFB5N1	10	LVDS119p	<u> </u>		J25				
B5	VREFB5N1	Ю	LVDS118n			L20				
B5	VREFB5N1	IO	LVDS118p	<u> </u>	1	L21				
B5	VREFB5N1	IO	LVDS117n		J19	K24	DQ0R3	DQ1R12	DM2R	DM1R0/BWS#1R0
B5	VREFB5N1	IO	LVDS117p		J18	K23	DQ0R2	DQ1R11		DQ1R8
B5	VREFB5N1	IO			ļ	K21			DQ2R7	DQ1R7
B5	VREFB5N1	VCCIO5								
B5	VREFB5N1	IO	LVDS116n		J17	K19	DQ0R1	DQ1R10	DQ2R6	DQ1R6
B5	VREFB5N1	IO	LVDS116p	1	H16	K18				
B5	VREFB5N1	IO			J15	H19				
B5	VREFB5N1	IO	LVDS115n			H26			DQ2R5	DQ1R5
B5	VREFB5N1	IO	LVDS115p			H25			DQ2R4	DQ1R4
B5	VREFB5N1	GND								



Bank	VREFB	Pin Name /	Optional Function(s)	Configuration		F672	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function	U484		F484/ U484	F484/ U484	F672	F672
B5	VREFB5N1	IO	LVDS114n		G21	J24	DQ0R0	DQ1R9	DQ2R3	DQ1R3
B5	VREFB5N1	IO	LVDS114p		G22	J23	DM2R	DM1R0/BWS#1R0	DQ2R2	DQ1R2
B5	VREFB5N1	IO	LVDS113n			H24			DQ2R1	DQ1R1
B5	VREFB5N1	IO	LVDS113p			H23			DQ2R0	DQ1R0
B5	VREFB5N0	IO	LVDS112n		F21	G26				
B5	VREFB5N0	IO	LVDS112p		F22	G25	CDPCLK5/DQS2R	CDPCLK5/DQS2R	CDPCLK5/DQS2R	CDPCLK5/DQS2R
B5	VREFB5N0	IO				K22				
B5	VREFB5N0	VCCIO5								
B5	VREFB5N0	IO	LVDS111n		H18	G24		DQ1R8		
B5	VREFB5N0	10	LVDS111p		H17	G23	DQ2R7	DQ1R7		
B5	VREFB5N0	IO	LVDS110n			P18				
B5	VREFB5N0	IO	LVDS110p			N18				
B5	VREFB5N0	IO	LVDS109n		E21	F26	DQ2R6	DQ1R6		
B5	VREFB5N0	GND								
B5	VREFB5N0	IO	LVDS109p		E22	F25	DQ2R5	DQ1R5		
B5	VREFB5N0	IO	LVDS108n		D21	J20	DQ2R4	DQ1R4		
B5	VREFB5N0	IO	LVDS108p		D22	J21				
B5	VREFB5N0	IO	LVDS107n		G17	F23	DQ2R3	DQ1R3		
B5	VREFB5N0	IO	LVDS107p		G18	F24	DQ2R2	DQ1R2		
B5	VREFB5N0	IO	LVDS106n		1	E25				
B5	VREFB5N0	IO	LVDS106p			E26				
B5	VREFB5N0	VCCIO5	2.20.000							
B5	VREFB5N0	IO	VREFB5N0		G20	J22				
B5	VREFB5N0	IO	LVDS105n		E20	D25	DQ2R1	DQ1R1		
B5	VREFB5N0	IO	LVDS105p		F20	D26	DQ2R0	DQ1R0		
B5	VREFB5N0	IO	LVDS104n		C21	C24	2 42.10	240		
B5	VREFB5N0	IO	LVDS104p		C22	C25				
B5	VREFB5N0	GND	2120.0.0			0_0				
B5	VREFB5N0	IO	LVDS103n			B25				
B5	VREFB5N0	IO	LVDS103p			B24				
B5	VREFB5N0	IO	LVDS102n			E24				
B5	VREFB5N0	IO	LVDS102p			E23				
B5	VREFB5N0	IO	21201029			H21				
B5	VREFB5N0	VCCIO5								
B5	VREFB5N0	IO	LVDS101n		C19	G22				
B5	VREFB5N0	10	LVDS101p		C20	G21				
B5	VREFB5N0	IO	LVDS101p LVDS100n		D19	D23				
B5	VREFB5N0	10	LVDS100ff		D19	E22				
В5	VREFB5N0	10	PLL2_OUTp		E19	F21		+	<del> </del>	1
B5	VREFB5N0	10	PLL2_OUTp	1	E18	F20		+		<u> </u>
В5	VREFB5N0	GND	I LLZ_OUTII		E 10	1.50				
вэ В5	VREFB5N0	GND_PLL2	<del> </del>	1	F18	G20	1	+	<del> </del>	
B5	VREFB5N0 VREFB5N0	VCCD PLL2			F18	H20		+		
B5	VREFB5N0 VREFB5N0	GND PLL2			E17	H20 E21		+		
	72C35-1 9 xis	GIND_PLL2	1		<u> </u> ⊏1/				1	



Note (1), (2)

Bank	VREFB	Pin Name /	Optional Function(s)	_		F672	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function	U484		F484/ U484	F484/ U484	F672	F672
B4	VREFB4N0	VCCA_PLL2			F16	G19				
B4	VREFB4N0	GNDA_PLL2			E16	F19				
B4	VREFB4N0	GND								
B4	VREFB4N0	Ю	LVDS99n		C18	C23				
B4	VREFB4N0	Ю	LVDS99p		C17	C22				
B4	VREFB4N0	Ю	LVDS98n		B20	C21	DQ2T0	DQ5T0		
B4	VREFB4N0	Ю	LVDS98p		A20	D21	DQ2T1	DQ5T1		
B4	VREFB4N0	Ю	LVDS97n		B19	B23	DQ2T2	DQ5T2		
B4	VREFB4N0	Ю	LVDS97p		A19	A23	DQ2T3	DQ5T3		
B4	VREFB4N0	VCCIO4								
B4	VREFB4N0	IO	LVDS96n		B18	A22				
B4	VREFB4N0	Ю	LVDS96p		A18	B22	CDPCLK6/DQS0T	CDPCLK6/DQS0T	CDPCLK6/DQS0T	CDPCLK6/DQS0T
B4	VREFB4N0	IO	LVDS95n		G16	B21			DQ0T0	
B4	VREFB4N0	GND								
B4	VREFB4N0	IO	LVDS95p		H15	A21			DQ0T1	
B4	VREFB4N0	VCCIO4	·							
B4	VREFB4N0	10	LVDS94n			J18				
B4	VREFB4N0	10	LVDS94p			K17				
B4	VREFB4N0	IO	LVDS93n			J16				
B4	VREFB4N0	IO	LVDS93p			K16				
B4	VREFB4N0	IO				D20			DQ0T2	
B4	VREFB4N0	IO	VREFB4N0		C16	E20				
B4	VREFB4N0	IO	LVDS92n		D16	B20	DQ2T4	DQ5T4		
B4	VREFB4N0	GND								
B4	VREFB4N0	IO	LVDS92p		E15	A20	DQ2T5	DQ5T5	DQ0T3	
B4	VREFB4N0	VCCIO4				-				
B4	VREFB4N0	IO	LVDS91n		H14	C19			DQ0T4	
B4	VREFB4N0	IO	LVDS91p		J14	D19			DQ0T5	
B4	VREFB4N0	IO	LVDS90n			B19			DQ0T6	
B4	VREFB4N0	IO	LVDS90p			A19			DQ0T7	
B4	VREFB4N0	IO	LVDS89n			E18			D Q O I I	
B4	VREFB4N0	IO	LVDS89p			D18			DM0T	
B4	VREFB4N0	GND	гувооор			D 10			DIVIOT	
B4	VREFB4N0	IO	LVDS88n		D15	G18	DQ2T6	DQ5T6		
B4	VREFB4N0	GND	LVBOOON		D 10	0.10	DQZ10	DQOTO		
B4	VREFB4N0	IO	LVDS88p		C14	F18	DQ2T7	DQ5T7		
B4	VREFB4N0	VCCIO4	L v D 000p		517	. 10	DOLLI	DQUII		
B4	VREFB4N0	IO	LVDS87n		1	J17		+		
B4	VREFB4N0	IO	LVDS87p	<del> </del>	F15	H17		DQ5T8	<del> </del>	+
B4	VREFB4N0	IO	LVDS86n		1 13	F17		DQJIU		+
B4	VREFB4N0	10	LVDS86p			G17				
	VREFB4N0 VREFB4N1	10	•	1	B17	_		+	1	+
B4			LVDS85n		B1/	D17				
B4 B4	VREFB4N1 VREFB4N1	GND IO	LVDS85p		A17	C17	DPCLK8/DQS2T	DPCLK8/DQS2T	DPCLK8/DQS2T	DPCLK8/DQS2T



Note (1), (2)

Bank	VREFB	Pin Name /	Optional Function(s)	Configuration		F672	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function	U484		F484/ U484	F484/ U484	F672	F672
B4	VREFB4N1	GND								
B4	VREFB4N1	Ю	LVDS84n			B18				
B4	VREFB4N1	VCCIO4								
B4	VREFB4N1	Ю	LVDS84p			A18			DQ2T0	DQ5T0
B4	VREFB4N1	10	LVDS83n		E14	G16	DM2T	DM5T0/BWS#5T0	DQ2T1	DQ5T1
B4	VREFB4N1	IO	LVDS83p		D14	F16	DQ4T0	DQ5T9	DQ2T2	DQ5T2
B4	VREFB4N1	IO	LVDS82n		F14	F15	DQ4T1	DQ5T10	DQ2T3	DQ5T3
B4	VREFB4N1	IO	LVDS82p		F13	G15	DQ4T2	DQ5T11	DQ2T4	DQ5T4
B4	VREFB4N1	IO	LVDS81n		B16	B17	DQ4T3	DQ5T12	DQ2T5	DQ5T5
B4	VREFB4N1	GND								
B4	VREFB4N1	IO	LVDS81p		A16	A17	DQ4T4	DQ5T13	DQ2T6	DQ5T6
B4	VREFB4N1	GND								
B4	VREFB4N1	10	LVDS80n		B15	H16	DQ4T5	DQ5T14		
B4	VREFB4N1	VCCIO4								
B4	VREFB4N1	IO	LVDS80p		A15	H15	DQ4T6	DQ5T15		
B4	VREFB4N1	IO	VREFB4N1		C13	D16				
B4	VREFB4N1	IO	LVDS79n			E15			DQ2T7	DQ5T7
B4	VREFB4N1	IO	LVDS79p			D15				DQ5T8
B4	VREFB4N1	GND	'							
B4	VREFB4N1	IO	LVDS78n		F12	C16	DQ4T7	DQ5T16	DM2T	DM5T0/BWS#5T0
B4	VREFB4N1	GND								
B4	VREFB4N1	IO	LVDS78p			B16			DQ4T0	DQ5T9
B4	VREFB4N1	VCCIO4	2720.00						24	2 40.0
B4	VREFB4N1	IO	LVDS77n			B15			DQ4T1	DQ5T10
B4	VREFB4N1	IO	LVDS77p			C15			DQ4T2	DQ5T11
B4	VREFB4N1	IO	LVDS76n		B14	G13		DQ5T17	DQ4T3	DQ5T12
B4	VREFB4N1	IO	LVDS76p		A14	F13	DM4T	DM5T1/BWS#5T1	Dano	D Q O I I L
B4	VREFB4N1	IO	LVDS75n		, , , ,	G14	Billin	Billet I/Billeti	DQ4T4	DQ5T13
B4	VREFB4N1	IO	LVDS75p			F14			DQ4T5	DQ5T14
B4	VREFB4N1	GND	2720100						Dano	DQUIII
B4	VREFB4N1	IO				D14			DQ4T6	DQ5T15
B4	VREFB4N1	GND				D 17			DQTIO	DQOTTO
B4	VREFB4N1	IO	LVDS74n		B13	A14				
B4	VREFB4N1	VCCIO4	EVBO74II		D 10	7 (1-7				
B4	VREFB4N1	IO	LVDS74p		A13	B14	DPCLK9/DQS4T	DPCLK9/DQS4T	DPCLK9/DQS4T	DPCLK9/DQS4T
B4	VREFB4N1	CLK8	LVDSCLK4n/input(3)		B12	B13	DI OLIO/DQO+1	DI OLIKO/DQO+1	DI OLINO/DQO+1	DI OLIKO/DQO+1
B4	VREFB4N1	CLK9	LVDSCLK4p/input(3)		A12	A13				
B3	VREFB3N0	CLK10	LVDSCLK5n/input(3)		D12	C13				
B3	VREFB3N0	CLK10	LVDSCLK5p/input(3)		E12	D13				
B3	VREFB3N0	IO	LVDSCLKSp/iiiput(3)		B11	B12				
B3	VREFB3N0 VREFB3N0	GND	LVDGIGII	+	011	DIZ	-		-	
B3	VREFB3N0 VREFB3N0	IO	LV/D973n	+	A11	C12	DPCLK10/DQS5T	DPCLK10/DQS5T	DPCLK10/DQS5T	DPCLK10/DQS5T
B3	VREFB3N0 VREFB3N0	GND	LVDS73p		AII	U IZ	DECTV 10/D0991	DECTV 10/D00221	DECTV 10/D/7921	DFCFV10/DG991
B3		+	LV/D072n		E14	D14	DOSTO	DOSTO	DO4T7	DOET16
	VREFB3N0 2C35-1.9.xls	IO	LVDS72n		E11	B11	DQ5T0	DQ3T0	DQ4T7	DQ5T16



Note (1), (2)

Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B3	VREFB3N0	VCCIO3								
B3	VREFB3N0	IO	LVDS72p		D11	C11	DQ5T1	DQ3T1		DQ5T17
B3	VREFB3N0	IO	LVDS71n		H11	J11				
B3	VREFB3N0	IO	LVDS71p		G11	J10				
B3	VREFB3N0	IO	LVDS70n		B10	G12	DQ5T2	DQ3T2	DM4T	DM5T1/BWS#5T1
B3	VREFB3N0	IO	LVDS70p		A10	F12	DQ5T3	DQ3T3	DQ5T0	DQ3T0
B3	VREFB3N0	IO	LVDS69n		F11	J14	DQ5T4	DQ3T4		
B3	VREFB3N0	IO	LVDS69p		F10	J13	DQ5T5	DQ3T5		
B3	VREFB3N0	GND	'							
B3	VREFB3N0	IO	LVDS68n			D12			DQ5T1	DQ3T1
B3	VREFB3N0	VCCIO3								
B3	VREFB3N0	Ю	LVDS68p			E12			DQ5T2	DQ3T2
B3	VREFB3N0	IO	VREFB3N0		C10	D11				
B3	VREFB3N0	IO				G11			DQ5T3	DQ3T3
B3	VREFB3N0	10	LVDS67n		В9	A10	DQ5T6	DQ3T6	DQ5T4	DQ3T4
B3	VREFB3N0	GND								
B3	VREFB3N0	IO	LVDS67p		A9	B10	DQ5T7	DQ3T7	DQ5T5	DQ3T5
B3	VREFB3N0	IO	LVDS66n		1.0	D10	2 40	2 40	DQ5T6	DQ3T6
B3	VREFB3N0	IO	LVDS66p			C10			DQ5T7	DQ3T7
B3	VREFB3N0	GND								
B3	VREFB3N0	IO	LVDS65n			A9			DQ5T8	DQ3T8
B3	VREFB3N0	VCCIO3								
B3	VREFB3N0	IO	LVDS65p			В9			DM5T/BWS#5T	DM3T0/BWS#3T0
B3	VREFB3N0	IO	LVDS64n		E9	E10	DQ5T8	DQ3T8		
B3	VREFB3N0	IO	LVDS64p		D9	F11	DM5T/BWS#5T	DM3T0/BWS#3T0	DQ3T0	DQ3T9
B3	VREFB3N0	GND	1							
B3	VREFB3N0	IO	LVDS63n			H12				
B3	VREFB3N0	IO	LVDS63p			H11				
B3	VREFB3N0	10	LVDS62n		B8	A8				
B3	VREFB3N0	GND								
B3	VREFB3N0	IO	LVDS62p		A8	В8	DPCLK11/DQS3T	DPCLK11/DQS3T	DPCLK11/DQS3T	DPCLK11/DQS3T
B3	VREFB3N1	VCCIO3	1							
B3	VREFB3N1	IO	LVDS61n		В7	C9	DQ3T0	DQ3T9	DQ3T1	DQ3T10
B3	VREFB3N1	IO	LVDS61p		A7	D9	DQ3T1	DQ3T10	DQ3T2	DQ3T11
B3	VREFB3N1	IO	LVDS60n		F9	G10	DQ3T2	DQ3T11	DQ3T3	DQ3T12
B3	VREFB3N1	IO	LVDS60p		E8	F10	DQ3T3	DQ3T12	DQ3T4	DQ3T13
B3	VREFB3N1	GND								
B3	VREFB3N1	IO	LVDS59n		D8	C8	DQ3T4	DQ3T13	DQ3T5	DQ3T14
B3	VREFB3N1	IO	LVDS59p	1	C9	D8	DQ3T5	DQ3T14	DQ3T6	DQ3T15
B3	VREFB3N1	IO	LVDS58n	1		A7			DQ3T7	DQ3T16
B3	VREFB3N1	GND		1		1				
B3	VREFB3N1	IO	LVDS58p		D7	В7	DQ3T6	DQ3T15	DQ3T8	DQ3T17
B3	VREFB3N1	VCCIO3		1	<del> </del>	1				_ ~~
B3	VREFB3N1	IO			F8	D6	DQ3T7	DQ3T16	DM3T/BWS#3T	DM3T1/BWS#3T1



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
B3	VREFB3N1	IO	LVDS57n			C7			DQ1T0	
B3	VREFB3N1	IO	LVDS57p			D7			DQ1T1	
B3	VREFB3N1	IO				F9			DQ1T2	
B3	VREFB3N1	GND								
B3	VREFB3N1	IO	LVDS56n			G9			DQ1T3	
B3	VREFB3N1	IO	LVDS56p		E7	H10	DQ3T8	DQ3T17		
B3	VREFB3N1	IO				Н8				
B3	VREFB3N1	GND								
B3	VREFB3N1	IO	VREFB3N1		C7	E8				
B3	VREFB3N1	VCCIO3								
B3	VREFB3N1	IO	LVDS55n		G7	J9				
B3	VREFB3N1	IO	LVDS55p		H7	K9				
B3	VREFB3N1	IO	LVDS54n			D5				
B3	VREFB3N1	IO	LVDS54p			C4			DQ1T4	
B3	VREFB3N1	IO	LVDS53n		В6	A6				
B3	VREFB3N1	GND								
B3	VREFB3N1	IO	LVDS53p		A6	B6	CDPCLK7/DQS1T	CDPCLK7/DQS1T	CDPCLK7/DQS1T	CDPCLK7/DQS1T
B3	VREFB3N1	VCCIO3								
B3	VREFB3N1	IO	LVDS52n		B5	B5	DM3T/BWS#3T	DM3T1/BWS#3T1	DQ1T5	
B3	VREFB3N1	IO	LVDS52p		A5	A5			DQ1T6	
B3	VREFB3N1	IO	LVDS51n		B4	B4			DQ1T7	
B3	VREFB3N1	IO	LVDS51p		A4	A4			DM1T	
B3	VREFB3N1	IO	LVDS50p		A3	C6				
B3	VREFB3N1	IO	LVDS50n	DEV_CLRn	В3	C5				
B3	VREFB3N1	GND								
B3	VREFB3N1	GNDA_PLL3			F7	F8				
B3	VREFB3N1	VCCA_PLL3			E6	G8				
		VCCINT			G8	K10				
		VCCINT			G12	K11				
		VCCINT			H8	K12				
		VCCINT			H12	K13				
		VCCINT			H13	K14				
		VCCINT			J10	K15				
		VCCINT			J11	L11				
		VCCINT			J12	L16				
		VCCINT			J13	L17				
		VCCINT			K8	L18				
		VCCINT			K9	M10				
		VCCINT			K14	M11				
		VCCINT			L9	M16				
		VCCINT			L14	M17				
		VCCINT			L16	N10				
		VCCINT			M9	N17				
		VCCINT			M14	P10				



Bank Number	VREFB Group	Pin Name / Function	Optional Function(s)	Configuration Function	F484/ U484	F672	DQS for x8/x9 in F484/ U484	DQS for x16/x18 in F484/ U484	DQS for x8/x9 in F672	DQS for x16/x18 in F672
- tuniboi	Стопр	VCCINT		r unotion		R10	1 10 17 0 10 1	1 10 17 0 10 1		10.2
		VCCINT			N14	R11				
		VCCINT			P10	R16				
		VCCINT			P11	T11				
		VCCINT			P12	T16				
		VCCINT			P13	U11				
		VCCINT			P14	U13				
		VCCINT			R10	U14				
		VCCINT			R12	U15				
		VCCINT			T12	U16				
		VCCINT			T15	V16				
		VCCIO2			B1	C1				
		VCCIO2				F5				
		VCCIO2			J7	L1				
		VCCIO2				M9				
		VCCIO2			L3	N5				
		VCCIO1			AA1	AB5				
		VCCIO1			МЗ	AD1				
		VCCIO1				P5				
		VCCIO1			P7	R9				
		VCCIO1				T1				
		VCCIO1			T4	V8				
		VCCIO8			AB2	AB6				
		VCCIO8				AB9				
		VCCIO8			T9	AB13				
		VCCIO8			V10	AF3				
		VCCIO8				AF11				
		VCCIO8			W6	V12				
		VCCIO8			Y11	W9				
		VCCIO7			AB21	AB14				
		VCCIO7				AB17				
		VCCIO7			T14	AB22				
		VCCIO7			V13	AD20				
		VCCIO7				AF16				
		VCCIO7			W17	AF24				
		VCCIO7				V15				
		VCCIO7			Y12	W18				
		VCCIO6			AA22	AA22				
		VCCIO6				AD26				
		VCCIO6			M20	P22				
		VCCIO6				R18				
		VCCIO6			P16	T26				
		VCCIO6			T19	V19				
		VCCIO5			B22	C26				



Bank	VREFB	Pin Name /	Optional Function(s)		F484/	F672	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function	U484		F484/ U484	F484/ U484	F672	F672
		VCCIO5				F22				
		VCCIO5				J19				
		VCCIO5			J16	L26				
		VCCIO5				M18				
		VCCIO5			L20	N22				
		VCCIO4			A21	A16				
		VCCIO4				A24				
		VCCIO4			C12	C20				
		VCCIO4				D22				
		VCCIO4			D17	E14				
		VCCIO4			E13	E17				
		VCCIO4				H18				
		VCCIO4				J15				
		VCCIO3			A2	А3				
		VCCIO3			C6	A11				
		VCCIO3				E6				
		VCCIO3				E9				
		VCCIO3			E10	E13				
		VCCIO3				H9				
		VCCIO3			G9	J12				
		GND			G15	L12				
		GND			H9	L13				
		GND				L14				
		GND			J8	L15				
		GND			J9	M12				
		GND			K10	M13				
		GND				M14				
		GND			K12	M15				
		GND				N11				
		GND			K15	N12				
		GND			L10	N13				
		GND			L11	N14				
		GND			L12	N15				
		GND				N16				
		GND			L15	P11				
		GND				P12				
		GND				P13				
		GND			M12	P14				
		GND				P15	-		-	
		GND			N8	P16				
		GND				R12	-		-	
		GND				R13				
		GND GND				R14 R15				



Bank	VREFB	Pin Name /	Optional Function(s)	Configuration	F484/	F672	DQS for x8/x9 in	DQS for x16/x18 in		DQS for x16/x18 in
Number	Group	Function		Function	U484		F484/ U484	F484/ U484	F672	F672
		GND			P8	T12				
		GND			P9	T13				
		GND			R9	T14				
		GND			R13	T15				
		GND			A1	A2				
		GND				A12				
		GND			A22	A15				
		GND				A25				
		GND			AA2	AB7				
		GND			AA21	AB11				
		GND			AB1	AB16				
		GND				AB19				
		GND			AB22	AC4				
		GND				AD9				
		GND			B2	AD14				
		GND			B21	AD18				
		GND			C5					
		GND				AE1				
		GND			C8	AE26				
		GND			C15	AF2				
		GND				AF12				
		GND			D10	AF15				
		GND			D13	AF25				
		GND			D18	B1				
		GND				B26				
		GND			F19	C14				
		GND			G4	C18				
		GND				D4				
		GND			G10	D24				
		GND			G13	E7				
		GND			H20	E11				
		GND			K3	E16				
		GND			K7	E19				
		GND				H5				
		GND			K16	H13				
		GND				H14				
		GND		1	K19	H22				
		GND			M4	K20				
		GND		1	1	L5				
		GND			N7	L22				
		GND		1	N16	M1		1		1
		GND			1.1.0	M26				
		GND			N19	N8				
		GND			R3	N19				



Note (1), (2)

Bank	VREFB	Pin Name /	Optional Function(s)	Configuration	F484/	F672	DQS for x8/x9 in	DQS for x16/x18 in	DQS for x8/x9 in	DQS for x16/x18 in
Number	Group	Function		Function	U484		F484/ U484	F484/ U484	F672	F672
		GND			T10	P8				
		GND			T13	P19				
		GND				R1				
		GND			T20	R21				
		GND			V3	R26				
		GND				T5				
		GND			V6	U8				
		GND			V17	U19				
		GND			W10	W5				
		GND				W13				
		GND			W13	W14				
		GND			W19	W22				
		GND				Y9				
		GND			Y8					
		GND			Y15	Y17				
		NC				AC24				
		NC				N21				
		NC				Y2				

#### Notes:

- (1) The optional functions (e.g. LVDS, DDR) are not available for some pins in certain packages. For example, for the EP2C8 device, the LVDS70 pair is available for the Q208 and F256 packages, but not for the T144 package.
- (2) The DQS0T, DQS1T, DQS0B, and DQS1B pin functions are only available in the F672 and F896 packages.
- (3) If the dedicated CLK pins are not used to feed the global clock networks, they can be used as general-purpose input pins to feed the core logic. The dedicated CLK pins do not support the I/O register.

			Note (1)
	Pin Type (1st, 2nd,	and	Note (1)
Pin Name	3rd Function)	Pin Description	Connection Guidelines
		Supply and Reference Pins	
		These are internal logic array voltage supply pins. VCCINT also supplies power to the input buffers	Connect all VCCINT pine to 1.2 V. Descupling depends on the design descupling requirements
VCCINT	Power	used for the LVPECL, LVDS (regular I/O and CLK pins), differential HSTL, and differential SSTL I/O standards.	of the specific board. (Note 2)
VCCINT	rowei	These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage	of the specific board. (Note 2)
		level. VCCIO supplies power to the output buffers for all I/O standards. VCCIO also supplies power to	Verify that the VCCIO voltage level connected is consistent with the .pin report from the
		the input buffers used for the LVTTL, LVCMOS, 1.5-V, 1.8-V, 2.5-V, 3.3-V PCI, and 3.3-V PCI-X,	Quartus <sup>®</sup> II software. Decoupling depends on the design decoupling requirements of the specific
VCCIO[18]	Power	differential SSTL, differential HSTL, and LVDS (regular I/O) I/O standards.	board. (Note 2)
GND	Ground	Device ground pins.	Connect all GND pins to the board GND plane.
			If voltage-referenced I/O standards are not used in the bank, the VREF pins are available as
		Input reference voltage for each I/O bank. If a bank uses a voltage-referenced I/O standard, then	user I/O pins. Decoupling depends on the design decoupling requirements of the specific board
VREFB[18]N[03]	I/O	these pins are used as the voltage-referenced pins for the bank.	(Note 2)
VCCA_PLL[14](Note 4)	Power	Analog power for PLLs[14].	Connect these pins to 1.2 V, even if the PLL is not used. Use an isolated linear supply for better jitter performance. You can connect all VCCA_PLL pins to a single linear supply to minimize cost. Power on the PLLs should be decoupled. Decoupling depends on the design decoupling requirements of the specific board (Note 2). For more information on this pin, refer to the PLLs in Cyclone II Devices chapter in the Cyclone II Device Handbook.  Connect these pins to the quietest digital supply on board (1.2 V), which is also supplied to the VCCINT, even if the PLL is not used. Power on the PLLs should be decoupled. Decoupling depends on the design decoupling requirements of the specific board (Note 2). For more
			information on this pin, refer to the <i>PLLs in Cyclone II Devices</i> chapter in the Cyclone II Device
VCCD PLL[14](Note 4)	Power	Digital power for PLLs[14].	Handbook.
		3 m p 1 m 2 m	Connect these pins directly to the same ground plane as the digital ground of the device, even if
			the PLL is not used. For more information on this pin, refer to the PLLs in Cyclone II Devices
GNDA_PLL[14](Note 4)	Ground	Analog ground for PLLs[14].	chapter in the Cyclone II Device Handbook.
GND_PLL[14](Note 4)	Ground	Ground for PLLs[14].	Connect these pins to the GND plane on the board.
NC	No Connect	No Connect	Do not drive signals into these pins.
	•	Dedicated Configuration/JTAG Pins	
DCLK	Input (PS) Output (AS)	Dedicated configuration clock pin. In PS configuration, DCLK is used to clock configuration data from an external source into the Cyclone II device. In AS mode, DCLK is an output from the Cyclone II device that provides timing for the configuration interface. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.	DCLK should not be left floating. You should drive it high or low, whichever is more convenient on the board.
DATA0	Input	Dedicated configuration data input pin. In serial configuration modes, bit-wide configuration data is received through this pin. In AS mode, DATA0 has an internal pull-up resistor that is always active. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.	DATA0 should not be left floating. You should drive it high or low, whichever is more convenient on the board.  These pins must be hardwired to VCCIO of the bank they reside in or GND. Do not leave these
			pins floating. When these pins are unused, connect them to GND. For MSEL pin settings for
MSEL[01]	I a mare de	Configuration input ping that act the Cyclene II device configuration achieve	different configuration schemes, refer to the Configuring Cyclone II Devices chapter in the Cyclone II Device Handbook.
MSEL[U1]	Input	Configuration input pins that set the Cyclone II device configuration scheme.	Сустопе п Белісе папавоок.
		Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the	In a multi-device configuration, nCE of the first device is tied low while its nCEO pin drives the
nCE	Input	device is disabled. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry	
		Dedicated configuration control input. Pulling this pin low during user mode causes the FPGA to lose its configuration data, enter a reset state, and tri-state all I/O pins. Returning this pin to a logic high	configuration scheme uses an enhanced configuration device or EPC2, nCONFIG can be tied
- OONEIO	I a mare de	level initiates reconfiguration. The input buffer on this pin supports hysteresis using the Schmitt trigge	
nCONFIG	Input	circuitry.	connected through a resistor to VCCIO.
COME DONE	Bidirectional	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O	internal pull-up resistors on the enhanced configuration device are used, external 10-kΩ pull-up
CONF_DONE	(open-drain)	pin. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.	resistors should not be used on this pin.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after powe up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin. The input buffer on this pin supports hysteresis using the Schmitt trigger circuitry.	
		Dedicated JTAG clock input pin. This pin has weak internal pull-down resistors. The input buffer on	Connect this pin to GND via a 1-kΩ resistor. If the JTAG circuitry is not used, connect TCK to
TCK	Input	this pin supports hysteresis using the Schmitt trigger circuitry.	GND.

			Version 1.9 Note (1)
	Pin Type (1st, 2nd, and		77010 (1)
Pin Name	3rd Function)	Pin Description	Connection Guidelines
		Dedicated JTAG input pin that provides the control signal to determine the transitions of the TAP	
		controller state machine. This pin has weak internal pull-up resistors. The input buffer on this pin	Connect this pin to a 1-k $\Omega$ resistor via the VCCIO of the bank it resides in. If the JTAG circuitry
TMS	Input	supports hysteresis using the Schmitt trigger circuitry.	is not used, connect TMS to VCCIO.
		Dedicated JTAG test data input pin for instructions, and test and programming data. This pin has	
		weak internal pull-up resistors. The input buffer on this pin supports hysteresis using the Schmitt	Connect this pin to a 1-kΩ resistor via the VCCIO of the bank it resides in. If the JTAG circuitry
TDI	Input	trigger circuitry.	is not used, connect TDI to VCCIO.
TDO	Output	Dedicated JTAG data output pin for instructions, and test and programming data.	When not in JTAG mode, this pin should be left unconnected.
		Clock and PLL Pins	
CLK[0,2,4,6,8,10,12,14], LVDSCLK[07]p	Clock, Input	global clock input or user input pins.	Connect unused pins to GND.
	, p.,	Dedicated global clock input pins that can also be used for the negative terminal inputs for differential	•
CLK[1,3,5,7,9,11,13,15], LVDSCLK[07]n	Clock, Input	global clock input or user input pins.	Connect unused pins to GND.
	, p	Optional positive terminal for external clock outputs from PLLs[14]. These pins can only use the	When not used as PLL output pins, these pins can be used as user I/O pins. When these pins
PLL[14]_OUTp(Note 4)	I/O, Output	differential I/O standard if it is being fed by a PLL output.	are not used, they may be left floating.
1 12	.,	Optional negative terminal for external clock outputs from PLLs[14]. These pins can only use the	When not used as PLL output pins, these pins can be used as user I/O pins. When these pins
PLL[14] OUTn(Note 4)	I/O, Output	differential I/O standard if it is being fed by a PLL output.	are not used, they may be left floating.
·[····]··(···/	,,	Optional/Dual-Purpose Configuration Pins	1
		gan i si poos ooninga anon i iilo	During a multi-device configuration, this pin feeds the nCE pin of a subsequent device and must
			be pulled high to VCCIO by an external 10-kΩ pull-up resistor. During a single-device
			configuration and for the last device in a multi-device configuration, this pin can be left
nCEO	I/O, Output	Output that drives low when device configuration is complete.	unconnected or used as an user I/O after configuration.
11020	i/O, Output	Output control signal from the Cyclone II FPGA to the nCS pin of the serial configuration device in AS	anconnected of dact as an dact ino after configuration.
		mode that enables the configuration device by driving it low. In AS mode, the nCSO has internal weal	When not programming the device in AS mode, the pCSO pin can be used as user I/O. When
nCSO	I/O, Output	pull-up resistor, which is always active.	this pin is not used as an I/O, Altera recommends that you leave the pin unconnected.
iicso	i/O, Output	Output control signal from the Cyclone II FPGA to the serial configuration device in AS mode used to	luiis piir is not used as an iro, Aitera recommends that you leave the piir unconnected.
		read out configuration data. In AS mode, the ASDO has internal weak pull-up resistor, which is	When not programming the device in AS mode, the ASDO pin can be used as user I/O. When
ASDO	I/O, Output	always active.	this pin is not used as an I/O, Altera recommends that you leave the pin unconnected.
ASDO	i/O, Output	always active.	unis piri is not used as an i/O, Aitera recommends that you leave the piri disconnected.
		Active-high signal that indicates the error-detection circuit has detected errors in the configuration	When the dedicated output for CRC ERROR is not used and this pin is not used as an I/O,
CRC ERROR	I/O, Output	SRAM bits. This pin is optional and is used when the CRC error-detection circuit is enabled.	Altera recommends that you leave the pin unconnected.
CKC_EKKOK	I/O, Output	Optional chip-wide reset pin that allows you to override all clears on all device registers. When this pin	
		is driven low, all registers are cleared; when this pin is driven high, all registers behave as	
		programmed. The DEV_CLRn pin does not affect JTAG boundary-scan or programming operations.	
	I/O (when option off),	This pin is enabled by turning on the Enable device-wide reset (DEV_CLRn) option in the Quartus II	When the dedicated output for DEV CLRn is not used and this pin is not used as an I/O, Altera
DEV CLRn	Input (when option on)	software.	recommends that you tie this pin to the VCCIO of the bank that it resides in or ground. (Note 6)
DEV_CLRII	input (when option on)	Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O	recommends that you be this pin to the VCCIO of the bank that it resides in or ground. (Note of
		pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design. This pin	
	I/O (when option off),	is enabled by turning on the Enable device-wide output enable (DEV_OE) option in the Quartus II	When the dedicated output for DEV_OE is not used and this pin is not used as an I/O, Altera
DEV OF	Input (when option on)	software.	recommends that you tie this pin to the VCCIO of the bank that it resides in or ground. (Note 6)
DEV_OE	input (when option on)		recommends that you be this pin to the VCCIO of the bank that it resides in or ground. (Note of
		This is a dual-purpose status pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user	
		mode. If the INIT DONE output is enabled, the INIT DONE pin cannot be used as a user I/O pin	
	I/O, Output	after configuration. This pin is enabled by turning on the Enable INIT_DONE output option in the	When INIT DONE is enabled, connect this pin to a 10-kΩ resistor via the VCCIO of the bank
INIT DONE	(open-drain)	Quartus II software.	that it resides in.
INT_DONE	(open-drain)		unat it resides in.
		Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is	
		not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin. This pin is enabled by turning on the Enable user-supplied start-up clock (CLKUSR) option in the Quartus II	If the CLIVICD his is not used as a configuration class input and the his is not used as an I/O
OLKUOD.	1/0 1	software.	If the CLKUSR pin is not used as a configuration clock input and the pin is not used as an I/O,
CLKUSR	I/O, Input		Altera recommends that you connect this pin to ground.
		Dual-Purpose Differential & External Memory Interface Pins	T
		Dual and the state of the state	
		Dual-purpose differential transmitter/receiver channels 0 to 256. These channels can be used for	
		transmitting or receiving LVDS-compatible signals. Pins with a "p" suffix carry the positive signal for	Miles the second second the second the Wedte the VOOIO of the best in the
1.) (DOIO 050)(= =1/A/= (= 0)	110 TV/DV 1	the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
LVDS[0-256][p,n](Note 3)	I/O, TX/RX channel	not used for differential signaling, these pins are available as user I/O pins.	GND. (Note 6)
		Dual-purpose DPCLK/DQS pins can connect to the global clock network for high-fanout control	
		signals such as clocks, asynchronous clears, presets, and clock enables. It can also be used as	
DPCLK[011]/		optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS	
DQS[[0,1]L,[3,5,4,2]B,[1,0]R,[2,4,5,3]T]		phase-shift circuitry, which allows for the fine-tuning of the phase shift for input clocks or strobes to	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
(Note 5)	I/O, DPCLK/DQS	properly align clock edges needed to capture data.	GND. (Note 6)

Pin Information for the Cyclone® II EP2C35 Device	се
Version 1	.9

	Pin Type (1st, 2nd, and		Note (1)
Pin Name	• • • •	Pin Description	Connection Guidelines
CDPCLK[07]/ DQS[[2,3]L,[1,0]B,[3,2]R,[0,1]T] (Note 5)		Dual-purpose CDPCLK/DQS pins can connect to the global clock network for high-fanout control signals such as clocks, asynchronous clears, presets, and clock enables. Only one of the two CDPCLK in each corner can feed the clock control block at a time. The other pin can be used as a general-purpose I/O pin. The CDPCLK signals incur more delay to the clock block control because they are multiplexed before being driven into the clock block control. It can also be used as optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase-shift circuitry, which allows for the fine-tuning of the phase shift for input clocks or strobes to properly align clock edges needed to capture data.	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or GND. (Note 6)
	.,		When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or
DQ[[[1,3][L,R]],[[3,5][B,T]]][017] (Note 5)	I/O, DQ	Optional data signal for use in external memory interfacing in the x16 or x18 modes.	GND. (Note 6)
DQ[[[03][L,R]],[[05][B,T]]][08] (Note 5)	I/O, DQ	Optional data signal for use in external memory interfacing in the x8 or x9 modes.	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or GND. (Note 6)
DM[[[03][L,R]],[[05][B,T]]] (Note 5)		Optional data mask pins for x8/x9 modes are required when writing to DDR SDRAM and DDR2 SDRAM devices. A low signal indicates that the write is valid. If the DM signal is high, the memory masks the DQ signals. Each group of DQ and DQS signals requires a DM pin.	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or GND. (Note 6)
DM[[[1,3][L,R]],[[3,5][B,T]]][0,1] (Note 5)		Optional data mask pins for x16/x18 modes are required when writing to DDR SDRAM and DDR2 SDRAM devices. A low signal indicates that the write is valid. If the DM signal is high, the memory masks the DQ signals. Each group of DQ and DQS signals requires a DM pin.	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or GND. (Note 6)
DM[[[03][L,R]],[[05][B,T]]] (Note 5)		Byte Write Select is an active-low pin. When asserted active, BWS selects which byte is written into the device during write operation. Bytes not written remain unchanged. Deselecting BWS causes write data to be ignored and not written into device.	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or GND. (Note 6)
		Byte Write Select is an active-low pin. When asserted active, BWS selects which byte is written into the device during write operation. Bytes not written remain unchanged. Deselecting BWS causes write data to be ignored and not written into device.	When these pins are not used, they can be tied to the VCCIO of the bank that they reside in or GND. (Note 6)

Altera provides these guidelines only as recommendations. It is the responsibility of the designer to apply simulation results to the design to verify proper device functionality.

#### Notes:

- 1) These pin connection guidelines are created based on the largest Cyclone II device, EP2C70F896. Refer to the pin list for the availability of pins in each density.
- 2) Capacitance values for the power supply should be selected after considering the amount of power they need to supply over the frequency of operation of the particular circuit being decoupled. A target impedance for the power plane should be calculated based on current draw and voltage droop requirements of the device or supply. The power plane should then be decoupled using the appropriate number of capacitors. On-board capacitors do not decouple higher than 100 MHz due to "Equivalent Series Inductance" of the mounting of the packages. Proper board design techniques such as interplaning capacitance with low inductance should be considered for higher frequency decoupling.
- 3) The differential transmitter/receiver channel count for each device and package is different; smaller packages may contain less than the maximum number of differential transmitter/receiver channels. For details on the differential transmitter/receiver channel count for each device, refer to the corresponding pin-out from www.altera.com.
- 4) The EP2C5, EP2C8, and EP2C8A devices have only PLL1 and PLL2.
- 5) The DQ, DQS, DM, and BWS# bus mode count for each device and package is different. Smaller packages may contain less than the maximum number of DQ, DQS, DM, and BWS# bus modes. For details on the DQ, DQS, DM, and BWS# bus mode count for each device, refer to the corresponding pin-out from www.altera.com.
- 6) Make sure that unused pins are set to input tristated in the Quartus II software. For instructions on how to set this, refer to the Quartus II Handbook.



# Pin Information for the Cyclone™ II EP2C35 Device, ver 1.9

		VREFB3N1	VREFB3N0	VREFB4N1	VREFB4N0		
PL	.L3	В	3	В	4	PL	L2
VREFB2N0	B2					B5	VREFB5N0
VREFB2N1	B					В	VREFB5N1
VREFB1N0	1					B6	VREFB6N0
VREFB1N1	B					B	VREFB6N1
		В	8	В	57		
PL	.L1	VREFB8N1	VREFB8N0	VREFB7N1	VREFB7N0	PL	_L4

#### Notes:

- 1. This is a top view of the silicon die.
- 2. This is only a pictorial representation to get an idea of placement on the device.

Refer to the pin list and the Quartus<sup>®</sup> II software for exact locations. PT-EP2C35-1.9.xls

Copyright © 2008 Altera Corp.

Bank & PLL Diagram

Page 24 of 25



Version Number	Date	Changes Made
1.0	6/28/2004	Initial revision
1.1	10/5/2004	Added F672 package
		For F484 package:
		pin K6 changed from TDI to TMS
		pin K5 changed from TCk to TDI
		pin K3 changed from TDO to VSSN
		pin L5 changed from TMS to TDO
		pin K2 changed from nCE to TCK
		pin K1 changed from VCCN1 to nCE
1.2	10/25/2004	Added CRC_ERROR pin in Pin List and Pin Definition
1.3	11/16/2004	Changed pin name from GNDD_PLL and GNDG_PLL to GND_PLL
		Finalize
1.4	2/24/2005	Modified Pin Definitions for DATA0 pin
1.5	6/2/2005	Modified Pin Type column in Pin Definitions for VREFB[18]N[01] pins
1.6	2/10/2006	Added footnote for pins that do not support Optional Functions (LVDS, DDR, etc)
		Added footnote for DQS0T, DQS1T, DQS0B and DQS1B pins
		Modified pin definition for NC pins
		Modified Pin Description of VREFB[18]N[01] pins
		Modified Pin Description of VCCA_PLL[14] and VCCD_PLL[14] pins
		Added Pin Description for BWS pins
1.7	3/1/2006	Added comment for PLL_OUT pins in Pin Definitions
1.8	6/16/2006	Added "I/O" to pin type of pin nCEO, nCSO and ASDO
		Added U484 into F484 column in Pin List
		Modified Pin Description of VCCIO and VCCINT.
		Modified Pin Description for NCONFIG, NCE, DATA0, TMS, TCK, TDI, NSTATUS, CONDONE and DCLK pins
		Moved nCEO Discription from section "Dedicated Configuration/JTAG Pins" to section "Optional/Dual-Purpose Configuration Pins"
1.9	5/2/2008	Incorporated pin connection guidelines into pin definitions worksheet.