

All capacitors (in my current setup) are Ceremic and X5r or X7r according to datasheet recommendations. All low power capacitors should be rated for 6.3v, while high power should be 16v

When IO1 is high & combined w/ GPIO 46 high, will enter a special SPI boot mode. We don't want that

GPIO 1-20 have glitches of some form, most of them low-level glitches. gpio18-20 have 2 levels of glitches. The drivers need to account for brief glitches on ADC

Each output needs to be all on the same ADC, so 8 pins per ADC internally

Using the FSPI interface, CLK GP12, D/Data out GP11, CS, GP10




DANGER ZONE. USB is connected to analog input since the FSPI interface occupies the other analog pins. USB is disabled after boot. Flashing should not be done with analog signals that look like USB data, which is rare. For Dev, it is safest to disconnect all other boards. Since updates should be OTA on Luos, this will not be an issue in production

Formula for crystal capacitance:
 $C_{load} = (C1 * C2) / (C1 + C2) + C_{stray}$. C stray is from the short traces, estimate 3-5pF

IO46 controls UART 2nd boot output, and has to be low for programming. Connected to RS485 term resistor switch as well

WARNING. I'm using the JTAG master select pin as a flow control pin for the RS485 module. Should not affect anything, as this pin isn't used during uart flashing, only JTAG

WARNING. Unless an eFuse is set, boot output is sent out on UART0. The RTS pin is disabled by default and should mitigate bus issues. No glitches on this pin



Author: Asher Edwards Licensed under CERN-OHL-S v2	
Sheet: / File: ESP32-S3 Hub.kicad_sch	
Title: CACKLE - Hub	
Size: A4	Date: 2025-11-08
KiCad E.D.A. 9.0.6	Rev: V1.2 Id: 1/3

DEBUG pins



Female. The male connector is 852-10-004-20-001101 or 852-80-004-20-001101


CS pullup helps during device startup and decreases randomness

Maybe buffer the clock net and MOSI. Won't screw up edges depending offboard stuff. SN74LVC2G17


Communication/Chaining/Stacking Connectors

Reverse orientation top side receptacles, all pins are the same on both sides. This hub can hold two sensors

All connectors need: SPI, I2C, programming, and 1 multipurpose pin. Beyond that, nothing is guaranteed (what do the free pins do, are they different on each side, etc...)



VBUS — Hotswap controller power input. Chained together, so VDD is up top



Can't populate due to parts not being available from China. Will have to manually populate

Motor Drivers


Author: Asher Edwards
 Licensed under CERN-OHL-S v2

Sheet: /Connectors/
 File: Connectors.kicad_sch


Title: CACKLE — Hub

Size: A4 Date: 2025-11-08
 KiCad E.D.A. 9.0.6


Rev: V1.2
 Id: 3/3



LED



Buttons




Connect SPI2 interface to this, and leave spi 3 for sensors. Need the hardware pins for 80mhz

10nF stitching caps for high frequency return paths


Shift clear is not used, so it is tied high to have a defined state

PWM Frequency: 20 kHz (50µs period).
PWM Resolution: 8-bit (256 steps)
Time per Step: 50µs/256 steps ≈ 195.3 nanoseconds per step.
Data Required: Every 195.3 ns, a new 16-bit pattern to the shift registers.
Required SPI Clock Speed: 16 bits/195.3 ns ≈ 81.92 Mbits/s.


PWM Shift Registers




RTS active high, internal 2 M pulldown



Configurable resistance with analog switch. In default boot mode this is disabled with the pulldown. Uses last available pin, which has to be low on boot



RS485



Hotswap Power

Author: Asher Edwards
Licensed under CERN-OHL-S v2

Sheet: /Periphery/
File: Periphery.kicad_sch

Title: CACKLE - Hub

Size: A4 Date: 2025-11-08
KiCad E.D.A. 9.0.6

Rev: V1.2
Id: 3/3