1. Objectives

The main objectives of the lab are:

- Designing a sequential digital system given a specification of its function.
- Implementing hierarchy to build complex synchronous sequential logic circuits connecting together multiple simpler elements.
- Implementing and debugging complex sequential logic circuits

2. Introduction

In this lab we focused on the design of a stopwatch circuit using a top-down approach, where we started by understanding the design process by which we clearly define the problem to be solved, outlined the functions of a desired circuit, and then combined digital building blocks to realize the desired function of the circuit. At first we designed a block diagram of stopwatch using various combinational and sequential circuits with the required circuit specifications.

We created a RTL,Simulation, and Constraints and copied seven segment controller code from Lab 7 along with a constraint file to implement it on the Nexys A7 FPGA board. We created a module for the single pulser, switch debouncer, and BCD counter that was provided to us. Likewise we created module for clk divider, register, finite state machine module file. Then we created a top-level file named stopwatch. sv that contains the top-level stopwatch module with all the modules used in stopwatch. And we created a stimulus-only testbenches to make sure that these modules work properly. After that we created a constraints file to connect the input and output ports of the stopwatch module to the appropriate switch inputs and display outputs. Then we synthesized the code, generated the bitstream and test your circuit on the Nexys A7 board.




Figure 1: Stopwatch block diagram

3. Result



Figure 2: Working StopWatch Diagram

Code Listings

System Verilog File for clk divider

```
module clkdiv(input logic clk, input logic reset, output logic
sclk);
  parameter DIVFREQ = 100;  // desired frequency in Hz (change as
needed)
  parameter DIVBITS = 26;  // enough bits to divide 100MHz down
to 1 Hz
  parameter CLKFREQ = 100_000_000;
  parameter DIVAMT = (CLKFREQ / DIVFREQ) / 2;

logic [DIVBITS-1:0] q;

always_ff @(posedge clk)
  if (reset) begin
```

```
q <= 0;
    sclk <= 0;
end
else if (q == DIVAMT-1) begin
    q <= 0;
    sclk <= ~sclk;
end
else q <= q + 1;
endmodule</pre>
```

System Verilog File for Counter

System Verilog File for BCD Counter

System Verilog File for Debouncer

endmodule

```
module debounce(input logic clk, pb, output logic pb_debounced);
   parameter CLKFREQ = 1000;  // clock frequency in Hertz
```

```
parameter DEBOUNCE MS = 10; // desired debounce delay in
   milliseconds
   parameter CTRBITS = $clog2(DEBOUNCE MS*CLKFREQ/1000);
   logic pb_q1, pb_q2, pb_edge, carry;
   logic [CTRBITS:0] count; // use extra bit as carry out
   assign carry = count[CTRBITS];
   always ff @(posedge clk)
     begin
     pb q1 <= pb;
     pb q2 <= pb q1;
     if (carry) pb debounced <= pb q2;
     end
   assign pb edge = pb q1 ^ pb q2; // rising or falling edge on
pb
   always ff @(posedge clk)
     if (pb edge) count <= '0;
     else if (!carry) count <= count + 1;</pre>
endmodule // debounce
```

System Verilog code for 3 8decoder

```
module dec_3_8(input logic [2:0] a,
output logic [7:0] y_1);

logic [7:0]y;
always_comb
  begin
      case (a)
      3'd0: y = 8'b00000001;
      3'd1: y = 8'b00000010;
      3'd2: y = 8'b00000100;
      3'd3: y = 8'b00001000;
      3'd4: y = 8'b00010000;
      3'd5: y = 8'b001000000;
      3'd6: y = 8'b010000000;
```

```
3'd7: y = 8'b10000000;

default: y = 4'b000000000;
    endcase
    end
    assign y_1=~y;
endmodule
```

System Verilog Top level code for Multiple Counter

```
module multiple bcd(input logic en, reset,clk,
                    output logic [3:0] d1,d2,d3,d4
                    );
                     logic carry;
                    logic carry1;
                    logic carry2;
                    logic carry3;
                    logic carryd;
                    logic [3:0]d5;
counter bcd M INST1 (.rst(reset), .enb(en), .clk(clk), .q(d5),
.carry(carry));
counter bcd M INST2 (.rst(reset), .enb(carry), .clk(clk), .q(d1),
.carry(carry1));
counter bcd M INST3 (.rst(reset), .enb(carry1), .clk(clk), .q(d2),
.carry(carry2));
counter bcd M INST4 (.rst(reset), .enb(carry2), .clk(clk), .q(d3),
.carry(carry3));
counter bcd M INST5 (.rst(reset), .enb(carry3), .clk(clk), .q(d4),
.carry(carryd));
endmodule
```

System Verilog code for Mux

```
3'b000: y = d0;
        3'b001: y = d1;
        3'b010: y = d2;
        3'b011: y = d3;
        3'b100: y = d4;
        3'b101: y = d5;
        3'b110: y = d6;
        3'b111: y = d7;
        default: y = 3'd0;
    endcase
endmodule
System Verilog code for Register
module register (input logic clk, en,
             input logic [3:0] d,
             output logic [3:0] q);
always_ff @(posedge clk)
     begin
        if (en) q \le d;
     end
endmodule
System Verilog code for Sevenseg controller
module sevenseg control(input logic [3:0] d0, d1, d2, d3, d4, d5, d6, d7,
                         input logic clk, rst,
                         output logic [7:0] an 1,
                         output logic [6:0] segs_1,
                         output logic DP
                         );
                         logic [2:0] q;
                         logic [3:0] y;
  count 3bit U INST3 ( .clk(clk), .rst(rst), .q(q));
  mux_8_1 U_INST4 (.d0(d0), .d1(d1), .d2(d2), .d3(d3), .d4(d4),
  .d5(d5), .d6(d6), .d7(d7), .s(q), .y(y);
  dec 3 8 U INST2 ( .a(q), .y 1(an 1) );
  sevenseg hex U INST1 ( .data(y), .segs 1(segs 1) );
```

always comb

```
begin
if (q==2 || q==6)
    DP = 1;
    else DP = 0;
end
endmodule
```

System Verilog Sevenseg hex code

```
module sevenseg_hex(input logic [3:0] data,
output logic [6:0] segs 1);
always comb
    begin
        case (data)
    4'd0: segs 1 = 7'b0000001;
    4'd1: segs 1 = 7'b1001111;
    4'd2: segs 1 = 7'b0010010;
    4'd3: segs 1 = 7'b0000110;
    4'd4: segs 1 = 7'b1001100;
    4'd5: segs 1 = 7'b0100100;
    4'd6: segs 1 = 7'b0100000;
    4'd7: segs 1 = 7'b0001111;
    4'd8: segs 1 = 7'b00000000;
    4'd9: segs 1 = 7'b0001100;
    4'd10: segs 1 = 7'b0001000;
    4'd11: segs 1 = 7'b1100000;
    4'd12: segs 1 = 7'b1110010;
    4'd13: segs_1 = 7'b1000010;
    4'd14: segs 1 = 7'b0110000;
    4'd15: segs 1 = 7'b0111000;
    default: segs 1 = 7'b0000000;
        endcase
    end
```

endmodule

System Verilog single pulser code

```
module single pulser (input logic clk, din,
```

```
output logic d pulse);
   logic dq1, dq2;
   always ff @(posedge clk)
     begin
        dq1 <= din;</pre>
        dq2 \le dq1;
     end
   assign d pulse = dq1 & ~dq2;
endmodule // single pulser
System Verilog code for Finite State Machine
module stopwatch fsm(input logic ststop,
                      input logic clk,
                      input logic reset,
                      output logic run);
  typedef enum logic [1:0] {
           START = 2'b00,
           STOP = 2'b01
  } state t;
  state_t p_s, n_s;
    always_ff @(posedge clk)
    begin
      if (reset)
      p_s <= START;</pre>
      else p s <= n s;
```

end

always_comb
 begin

case (p_s)
START:
 begin
 run = 1;

if(ststop == 1)

n s = STOP;

```
else
                n_s = START;
         end
        STOP:
        begin
            run = 0;
            if(ststop == 1)
            n s = START;
            else
            n s = STOP;
          end
        default:
            begin
                run = 0;
                n s = START;
             end
      endcase
  end
endmodule
```

System Verilog Top Module code for StopWatch

```
clkdiv #(.DIVFREQ(1000)) U CLKDIV( .clk(clk 100MHz),
.reset(1'b0), .sclk(clk 1KHz) );
    debounce U INST1 (.clk(clk 1KHz),
.pb(startstop),.pb debounced(run deb));
   single pulser U INST4 (.clk(clk 1KHz), .din(run deb),
    .d pulse(run2) );
   debounce U INST2 (.clk(clk 1KHz),
    .pb(lap time),.pb debounced(lap deb));
   single pulser U INST7 (.clk(clk 1KHz), .din(lap deb),
    .d pulse(lap pulse) );
   stopwatch fsm U INST5 (.clk(clk 1KHz), .reset(reset),
    .ststop(run2), .run(run3));
   multiple bcd U INST6 (.clk(clk 1KHz), .en(run3),
.reset(reset),
    .d1(d1), .d2(d2), .d3(d3), .d4(d4));
   sevenseg control U INST3(.clk(clk 1KHz), .rst(reset), .d0(d1),
    .d1(d2), .d2(d3), .d3(d4), .d4(d5), .d5(d6), .d6(d7), .d7(d8),
    .an 1(an 1), .segs 1(segs 1), .DP(DP) );
   register U INST8 (.clk(clk 1KHz), .d(d1), .en(lap pulse),
.q(d5)
   ,.rst(reset));
   register U INST9 (.clk(clk 1KHz), .d(d2), .en(lap pulse),
    .q(d6), .rst(reset));
   register U INST10 (.clk(clk 1KHz), .d(d3), .en(lap pulse),
   .q(d7), .rst(reset);
   register U INST11 (.clk(clk 1KHz), .d(d4), .en(lap pulse),
    .q(d8), .rst(reset));
endmodule
```

StopWatch Constraint File

```
##Buttons
[get ports { startstop }]; #IO L9P T1 DQS 14 Sch=btnc
[get ports { reset }]; #IO L4N T0 D05 14 Sch=btnu
[get ports { lap time }]; #IO L10N T1 D15 14 Sch=btnr
##7 segment display
[get ports { segs 1[0] }]; #IO L24N T3 A00 D16 14 Sch=ca
[get ports { segs 1[1] }]; #IO 25 14 Sch=cb
set property -dict { PACKAGE PIN K16
                     IOSTANDARD LVCMOS33 }
[get ports { segs 1[2]}]; #IO 25 15 Sch=cc
set property -dict { PACKAGE PIN K13
                     IOSTANDARD LVCMOS33 }
[get ports { segs 1[3]}]; #IO L17P T2 A26 15 Sch=cd
set property -dict { PACKAGE PIN P15
                     IOSTANDARD LVCMOS33 }
[get ports { segs 1[4] }]; #IO L13P T2 MRCC 14 Sch=ce
[get ports { segs 1[5] }]; #IO L19P T3 A10 D26 14 Sch=cf
[get ports { segs 1[6] }]; #IO L4P T0 D04 14 Sch=cg
[get ports { DP }]; #IO L19N T3 A21 VREF 15 Sch=dp
[get ports { an 1[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
[get ports { an 1[1] }]; #IO L23N T3 FWE B 15 Sch=an[1]
[get ports { an 1[2] }]; #IO L24P T3 A01 D17 14 Sch=an[2]
[get ports { an 1[3] }]; #IO L19P T3 A22 15 Sch=an[3]
[get ports { an 1[4] }]; #IO L8N T1 D12 14 Sch=an[4]
[get_ports {an_1[5] }]; #IO_L14P_T2 SRCC 14 Sch=an[5]
[get ports { an 1[6]}]; #IO L23P T3 35 Sch=an[6]
[get ports { an 1[7] }]; #IO L23N T3 A02 D18 14 Sch=an[7]
```

```
module multiple_bcd_tb;
            logic en, reset,clk;
            logic [3:0] d1, d2, d3, d4;
            logic carry, carry1, carry2;
            multiple bcd DUV( .en(en), .reset(reset),
.clk(clk), .d1(d1), .d2(d2), .d3(d3), .d4(d4));
            //, .carry(carry), .carry1(carry1),
.carry2(carry2)
parameter CLK PD = 10;
always
  begin
   clk = 1'b0; #(CLK PD/2);
   clk = 1'b1; #(CLK PD/2);
  end
    initial begin
    en = 0;
    reset = 0;
    clk = 0;
    @(posedge clk) #1;
        reset=1;
    repeat (2) @(posedge clk); #1;
     en = 1;
     reset = 0;
    repeat (3) @(posedge clk); #1;
     reset = 0;
    repeat (10000) @(posedge clk); #1;
     reset = 0;
$stop;
end
```

Stopwatch Finite State Machine Test Bench File

```
module stopwatch fsm tb;
            logic ststop, clk, reset;
            logic run;
           stopwatch_fsm U_INST5( .ststop, .clk, .reset,
.run);
parameter CLK PD = 10;
always
  begin
   clk = 1'b0; #(CLK PD/2);
   clk = 1'b1; #(CLK PD/2);
  end
    initial begin
    ststop = 0;
    clk = 0;
    reset = 0;
    @(posedge clk) #1;
        reset=1;
    repeat (2) @(posedge clk); #1;
        ststop = 0;
        clk = 1;
        reset = 0;
    repeat (3) @(posedge clk); #1;
        ststop = 1;
        clk = 0;
        reset = 0;
    repeat (4) @(posedge clk); #1;
        ststop = 0;
        clk = 0;
        reset = 1;
$stop;
end
endmodule
```

4. Conclusion:

In this lab, we've designed a sequential digital system given a specification of its function. Using the concept of hierarchy we were able to build complex synchronous sequential logic circuits connecting together multiple simpler elements. We also learned how to debug complex sequential logic circuits.