Distributed by:

JAMECO

ELECTRONICS

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 873830



October 1995 Revised August 2004

NC7SU04

TinyLogic® HS Unbuffered Inverter

General Description

The NC7SU04 is a single special purpose CMOS Inverter. The inverter circuit is designed with a single unbuffered stage to facilitate use in crystal oscillator applications. It is not intended for use in logic inversion applications.

Advanced Silicon Gate CMOS fabrication assures high speed and low power circuit operation over a broad $\rm V_{CC}$ range. ESD protection diodes inherently guard both input and output with respect to the $\rm V_{CC}$ and GND rails.


Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- Unbuffered for crystal oscillator applications
- Low Quiescent Power; $I_{CC} < 1 \mu A$
- \blacksquare Balanced Output Drive; 2 mA I $_{\rm OL}$, –2 mA I $_{\rm OH}$
- Broad V_{CC} Operating Range; 2V–6V
- Balanced Propagation Delays
- Specified for 3V operation

Ordering Code:

Order Number	Package Product Code		Package Description	Supplied As		
Oraci Namber	Number	Top Mark	r ackage bescription	oupplied As		
NC7SU04M5X	MA05B	7SU4	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel		
NC7SU04P5X	MAA05A	SU4	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel		
NC7SU04L6X	MAC06A	E5	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel		

Logic Symbol



Pin Descriptions

Pin Names	Description			
Α	Input			
Y	Output			
NC	No Connect			


Function Table

$\mathbf{Y} = \mathbf{A}$						
Input	Output					
Α	Y					
L	Н					
Н	L					


H = HIGH Logic Level L = LOW Logic Level

Connection Diagrams

Pin Assignments for SOT23 and SC70



Pad Assignments for MicroPak



(Top Thru View)

 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\tiny{TM}} \mbox{ are trademarks of Fairchild Semiconductor Corporation.} \\$

Absolute Maximum Ratings(Note 1)

Conditions (Note 2)

-0.5V to +7.0V Supply Voltage (V_{CC}) DC Input Diode Current (I_{IK})

@ $V_{IN} \le -0.5V$ -20 mA @ $V_{IN} \ge V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_{IN}) -0.5V to $V_{CC} + 0.5V$

DC Output Diode Current (I_{OK})

@ $V_{OUT} < -0.5V$ -20 mA $V_{OUT} > V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_{OUT}) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_{OUT}) ±12.5 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ±25 mA Storage Temperature (T_{STG}) -65°C to +150°C

Junction Temperature (T_J) 150°C

Lead Temperature (T_L);

(Soldering, 10 seconds) 260°C Supply Voltage (V_{CC}) 2.0V to 6.0V Input Voltage (V_{IN}) 0V to V_{CC} Output Voltage (V_{OUT}) 0V to V_{CC} -40°C to +85°C

Operating Temperature (T_A) Thermal Resistance (θ_{JA})

Recommended Operating

SOT23-5 300°C/W

SC70-5 425°C/W

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
Syllibol	rarameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
V _{IH}	HIGH Level Input Voltage	2.0	1.70			1.70			
		3.0	2.45			2.45		V	
		4.5	3.60			3.60		V	
		6.0	4.80			4.80			
V _{IL}	LOW Level Input Voltage	2.0			0.30		0.30		
		3.0			0.50		0.50	V	
		4.5			0.90		0.90	V	
		6.0			1.20		1.20		
V _{OH}	HIGH Level Output Voltage	2.0	1.80	2.0		1.80			
		3.0	2.5	3.0		2.50		V	$I_{OH} = -20 \mu A$
		4.5	4.00	4.5		4.00		V	$V_{IN} = V_{IL}$
		6.0	5.50	5.9		5.50			
									V _{IN} = GND
		3.0	2.68	2.82		2.63		V	$I_{OH} = -1.3 \text{ mA}$
		4.5	4.18	4.33		4.13		•	$I_{OH} = -2 \text{ mA}$
		6.0	5.68	5.76		5.63			$I_{OH} = -2.6 \text{ mA}$
V _{OL}	LOW Level Output Voltage	2.0		0.00	0.20		0.20		
		3.0		0.00	0.50		0.50	V	$I_{OL} = 20 \mu A$
		4.5		0.01	0.50		0.50	·	$V_{IN} = V_{IH}$
		6.0		0.04	0.50		0.50		
									$V_{IN} = V_{CC}$
		3.0		0.11	0.26		0.33	V	I _{OL} = 1.3 mA
		4.5		0.12	0.26		0.33	·	$I_{OL} = 2 \text{ mA}$
		6.0		0.15	0.26		0.33		I _{OL} = 2.6 mA
I _{IN}	Input Leakage Current	6.0			±0.1		±1.0	μΑ	$V_{IN} = V_{CC}$, GND
I _{CC}	Quiescent Supply Current	6.0			1.0		10.0	μΑ	$V_{IN} = V_{CC}$, GND

AC Electrical Characteristics

Symbol	Parameter	v _{cc}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	Figure	
		(V)	Min	Тур	Max	Min	Max	Oilles	Conditions	Number
t _{PLH} ,	Propagation Delay	5.0		3	15			ns	$C_L = 15 pF$	
t _{PHL}		2.0		17	100		125			T
		3.0		9	27		35	ns	C _L = 50 pF	Figures 1, 3
		4.5		7	20		25	115		
		6.0		6.5	17		21			
t _{TLH} ,	Output Transition Time	5.0		4	10			ns	C _L = 15 pF	
t_{THL}		2.0		25	125		155			1
		3.0		16	35		45		0 50 - 5	Figures 1, 3
		4.5		12	25		31	ns	$C_L = 50 pF$., 0
		6.0		10	21		26			
C _{IN}	Input Capacitance	Open		2	10		10	pF		
C _{PD}	Power Dissipation Capacitance	5.0		4				pF	(Note 3)	Figure 2

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:

I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static).


AC Loading and Waveforms



C_L includes load and stray capacitance

Input PRR = 1.0 MHz; $t_W = 500 \text{ ns}$

FIGURE 1. AC Test Circuit



Input = AC Waveform;

PRR = variable; Duty Cycle = 50%

FIGURE 2. I_{CCD} Test Circuit






FIGURE 3. AC Waveforms


Tape and Reel Specification TAPE FORMAT for SOT23 and SC70

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
M5X, P5X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


TAPE DIMENSIONS inches (millimeters)










Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-5	0	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
	8 mm	(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)
SOT23-5	0	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012
	8 mm	(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 ± 0.11)	(4)	(8 ± 0.3)







Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com