74HC373; 74HCT373

Octal D-type transparent latch; 3-state Rev. 03 — 20 January 2006

Product data sheet

General description 1.

The 74HC373; 74HCT373 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard no. 7A.

The 74HC373; 74HCT373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all latches.

The 74HC373; HCT373 consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e. a latch output will change state each time its corresponding D input changes.

When LE is LOW the latches store the information that was present at the D inputs a set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the 8 latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the highimpedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

The 74HC373; 74HCT373 is functionally identical to:

- 74HC533; 74HCT533: but inverted outputs
- 74HC563; 74HCT563: but inverted outputs and different pin arrangement
- 74HC573; 74HCT573: but different pin arrangement

Features 2.

- 3-state non-inverting outputs for bus oriented applications
- Common 3-state output enable input
- Functionally identical to the 74HC563; 74HCT563, 74HC573; 74HCT573 and 74HC533; 74HCT533
- ESD protection:
 - HBM EIA/JESD22-A114-C exceeds 2 000 V
 - MM EIA/JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C



3. Quick reference data

Table 1: Quick reference data $GND = 0 \ V; T_{amb} = 25 \ ^{\circ}C; t_r = t_f = 6 \ ns.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74HC373						
$t_{\text{PHL}},t_{\text{PLH}}$	propagation delay	$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$				
	Dn to Qn		-	12	-	ns
	LE to Qn		-	15	-	ns
Ci	input capacitance		-	3.5	-	pF
C_{PD}	power dissipation capacitance	per latch; $V_I = GND$ to V_{CC}	<u>[1]</u> -	45	-	pF
74HCT37	3					
t_{PHL}, t_{PLH}	propagation delay	$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$				
	Dn to Qn		-	14	-	ns
	LE to Qn		-	13	-	ns
C _i	input capacitance		-	3.5	-	pF
C_{PD}	power dissipation capacitance	per latch; $V_I = GND$ to $(V_{CC} - 1.5 V)$	<u>[1]</u> -	41	-	pF

^[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

4. Ordering information

Table 2: Ordering information

Type number	Package							
	Temperature range Name Description							
74HC373								
74HC373N	–40 °C to +125 °C	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1				
74HC373D	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1				
74HC373DB	–40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1				
74HC373PW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1				
74HC373BQ	−40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5\times4.5\times0.85$ mm	SOT764-1				

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:


 f_i = input frequency in MHz;


 f_o = output frequency in MHz;




Type number	Package							
Temperature ra		Name	Description	Version				
74HCT373								
74HCT373N	–40 °C to +125 °C	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1				
74HCT373D	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1				
74HCT373DB	–40 °C to +125 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1				
74HCT373PW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1				
74HCT373BQ	–40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5\times4.5\times0.85$ mm	SOT764-1				


5. Functional diagram






74HC_HCT373_3





6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3: Pin description

Tubic C.	i iii accomption	
Symbol	Pin	Description
ŌĒ	1	3-state output enable input (active LOW)
Q0	2	3-state latch output 0
D0	3	data input 0
D1	4	data input 1
Q1	5	3-state latch output 1
Q2	6	3-state latch output 2
D2	7	data input 2
D3	8	data input 3
Q3	9	3-state latch output 3
GND	10	ground (0 V)
LE	11	latch enable input (active HIGH)
Q4	12	3-state latch output 4
D4	13	data input 4
D5	14	data input 5

74HC_HCT373_3



Symbol	Pin	Description
Q5	15	3-state latch output 5
Q6	16	3-state latch output 6
D6	17	data input 6
D7	18	data input 7
Q7	19	3-state latch output 7
V _{CC}	20	supply voltage

7. Functional description

7.1 Function table

Table 4: Function table [1]

Operating mode	Control		Input	Internal	Output
	OE	OE LE		latches	Qn
Enable and	L	Н	L	L	L
read register (transparent mode)			Н	Н	Н
Latch and	L	L	I	L	L
read register			h	Н	Н
Latch register and disable outputs	Н	X	Х	X	Z

^[1] H = HIGH voltage level;

Product data sheet

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition;

X = don't care;

Z = high-impedance OFF-state.

8. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or} $ $V_O > V_{CC} + 0.5 \text{ V} $		-	±20	mA
Io	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$		-	±35	mΑ
I _{CC}	quiescent supply current			-	+70	mΑ
I_{GND}	ground current			-	-70	mΑ
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation					
	DIP20 package		<u>[1]</u>	-	750	mW
	SO20 package		[2]	-	500	mW
	SSOP20 package		[3]		500	mW
	TSSOP20 package		[3]		500	mW
	DHVQFN20 package		<u>[4]</u>	-	500	mW

^[1] For DIP20 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

9. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74HC373						
V_{CC}	supply voltage		2.0	5.0	6.0	V
V_{I}	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
t _r , t _f	input rise and fall time	$V_{CC} = 2.0 \text{ V}$	-	-	1000	ns
		V _{CC} = 4.5 V	-	6.0	500	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	400	ns
74HCT37	3					
V_{CC}	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	°C
t _r , t _f	input rise and fall time	$V_{CC} = 4.5 \text{ V}$	-	6.0	500	ns

74HC_HCT373_3

^[2] For SO20: P_{tot} derates linearly with 8 mW/K above 70 °C.

^[3] For SSOP20 and TSSOP20 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

^[4] For DHVQFN20 package: Ptot derates linearly with 4.5 mW/K above 60 °C.

10. Static characteristics

Table 7: Static characteristics 74HC373

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 2	5 °C					
V _{IH}	HIGH-state input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
V_{IL}	LOW-state input voltage	V _{CC} = 2.0 V	-	0.8	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V
V_{OH}	HIGH-state output voltage	$V_I = V_{IH}$ or V_{IL}	-	-	-	
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	V
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
		$I_{O} = -7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	V
V_{OL}	LOW-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	V
		$I_{O} = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
		$I_{O} = 7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
ILI	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 6.0 \text{ V}$; $V_O = V_{CC}$ or GND	-	-	±0.5	μΑ
I _{CC}	quiescent supply current	$V_{CC} = 6.0 \text{ V}; I_O = 0 \text{ A};$ $V_I = V_{CC} \text{ or GND}$	-	-	8.0	μΑ
Ci	input capacitance		-	3.5	-	pF
T _{amb} = -4	40 °C to +85 °C					
V _{IH}	HIGH-state input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
		$I_{O} = -7.8 \text{ mA}$; $V_{CC} = 6.0 \text{ V}$	5.34	-	-	V

74HC_HCT373_3

 Table 7:
 Static characteristics 74HC373 ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{OL}	LOW-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_O = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
		$I_O = 7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
I _{LI}	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 6.0 \text{ V}$; $V_O = V_{CC}$ or GND	-	-	±5.0	μΑ
Icc	quiescent supply current	$V_{CC} = 6.0 \text{ V}; I_O = 0 \text{ A};$ $V_I = V_{CC} \text{ or GND}$		-	80	μΑ
T _{amb} = -4	0 °C to +125 °C					
V _{IH}	HIGH-state input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_{O} = -7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.2	-	-	V
V_{OL}	LOW-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 \text{ V}$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_O = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	- 0.4	0.4	V
		$I_{O} = 7.8 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V
I _{LI}	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 6.0$ V; $V_O = V_{CC}$ or GND	-	-	±10.0	μΑ
I _{CC}	quiescent supply current	$V_{CC} = 6.0 \text{ V}; I_O = 0 \text{ A};$ $V_I = V_{CC} \text{ or GND}$	-	-	160	μΑ

Table 8: Static characteristics 74HCT373

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 2	5 °C					
V _{IH}	HIGH-state input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	V
/ _{IL}	LOW-state input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	8.0	V
Voн	HIGH-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	V
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
V _{OL}	LOW-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0.0	0.1	V
		$I_{O} = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.16	0.26	V
LI	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 5.5$ V; $V_O = V_{CC}$ or GND per input pin; other inputs at V_{CC} or GND; $I_O = 0$ A	-	-	±0.5	μА
lcc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	μΑ
Δl _{CC}	additional quiescent supply current	$V_I = V_{CC} - 2.1 \text{ V};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$				
	Dn		-	30	108	μΑ
	LE		-	150	540	μΑ
	ŌĒ		-	100	360	μΑ
Ci	input capacitance		-	3.5	-	pF
T _{amb} = -	40 °C to +85 °C					
V _{IH}	HIGH-state input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -6.0 \mu\text{A}; V_{CC} = 4.5 \text{V}$	3.84	-	-	V
V _{OL}	LOW-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A$; $V_{CC} = 4.5 \text{ V}$	-	-	0.1	V
		$I_{O} = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
ILI	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	μΑ
l _{oz}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 5.5$ V; $V_O = V_{CC}$ or GND per input pin; other inputs at V_{CC} or GND; $I_O = 0$ A	-	-	±5.0	μА
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	80	μΑ
Δl _{CC}	additional quiescent supply current	$V_I = V_{CC} - 2.1 \text{ V};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$				
	Dn		-	-	135	μΑ
	LE		-	-	675	μΑ



At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -4	0 °C to +125 °C					
V _{IH}	HIGH-state input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V_{IL}	LOW-state input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
V _{OL}	LOW-state output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_{O} = 6.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
I _{LI}	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1.0	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 5.5$ V; $V_O = V_{CC}$ or GND per input pin; other inputs at V_{CC} or GND; $I_O = 0$ A	-	-	±10	μА
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	160	μΑ
ΔI_{CC}	additional quiescent supply current	$V_I = V_{CC} - 2.1 \text{ V};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $I_O = 0 \text{ A}$				
	Dn		-	-	147	μΑ
	LE		-	-	735	μΑ
	ŌĒ		-	-	490	μΑ

11. Dynamic characteristics

Table 9: Dynamic characteristics 74HC373

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see <u>Figure 12</u>.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 2	25 °C					
t _{PHL} ,	propagation delay					
t _{PLH}	Dn to Qn	see Figure 8				
		V _{CC} = 2.0 V	-	41	150	ns
		V _{CC} = 4.5 V	-	15	30	ns
T _{amb} = 25 °C t _{PHL} , pro t _{PLH}		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	12	-	ns
		V _{CC} = 6.0 V	-	12	26	ns
	LE to Qn	see <u>Figure 9</u>				
		V _{CC} = 2.0 V	-	50	175	ns
_		V _{CC} = 4.5 V	-	18	35	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	15	-	ns
		V _{CC} = 6.0 V	-	14	30	ns

 Table 9:
 Dynamic characteristics 74HC373 ...continued

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PZH,	3-state output enable time OE to	see Figure 10				
t _{PZL}	Qn	V _{CC} = 2.0 V	-	44	150	ns
		V _{CC} = 4.5 V	-	16	30	ns
	3-state output disable time \overline{OE} Qn output transition time pulse width LE HIGH set-up time Dn to LE hold time Dn to LE power dissipation capacitance -40 °C to +85 °C propagation delay Dn to Qn LE to Qn	V _{CC} = 6.0 V	-	13	26	ns
t _{PHZ} ,	3-state output disable time OE to	see Figure 10				
t _{PLZ}	Qn	V _{CC} = 2.0 V	-	47	150	ns
		V _{CC} = 4.5 V	-	17	30	ns
		V _{CC} = 6.0 V	-	14	26	ns
THL,	output transition time	see Figure 9				
^t TLH		V _{CC} = 2.0 V	-	14	60	ns
		V _{CC} = 4.5 V	-	5	12	ns
		V _{CC} = 6.0 V	-	4	10	ns
t _W	pulse width LE HIGH	see Figure 9				
		V _{CC} = 2.0 V	80	17	-	ns
		V _{CC} = 4.5 V	16	6	-	ns
		V _{CC} = 6.0 V	14	5	-	ns
t _{su}	set-up time Dn to LE	see Figure 11				
		V _{CC} = 2.0 V	50	14	-	ns
		V _{CC} = 4.5 V	10	5	-	ns
		V _{CC} = 6.0 V	9	4	-	ns
i _h	hold time Dn to LE	see Figure 11				
		V _{CC} = 2.0 V	+5	-8	-	ns
		V _{CC} = 4.5 V	+5	-3	-	ns
		V _{CC} = 6.0 V	+5	-2	-	ns
C _{PD}	power dissipation capacitance	per latch; $V_I = GND$ to V_{CC}	<u>[1]</u> _	45	-	pF
Γ _{amb} = –	40 °C to +85 °C					
:PHL,	propagation delay					
PLH	Dn to Qn	see Figure 8				
		V _{CC} = 2.0 V	-	-	190	ns
		V _{CC} = 4.5 V	-	-	38	ns
		V _{CC} = 6.0 V	-	-	33	ns
	LE to Qn	see Figure 9				
		V _{CC} = 2.0 V	-	-	220	ns
		V _{CC} = 4.5 V	-	-	44	ns
		V _{CC} = 6.0 V	-	-	37	ns
t _{PZH} ,	3-state output enable time OE to	see Figure 10				
t _{PZL}	Qn	V _{CC} = 2.0 V	-	-	190	ns
		V _{CC} = 4.5 V	-	-	38	ns
		V _{CC} = 6.0 V				

74HC_HCT373_3



Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{PHZ} ,	3-state output disable time OE to	see Figure 10				
t_{PLZ}	Qn	V _{CC} = 2.0 V	-	-	190	ns
		V _{CC} = 4.5 V	-	-	38	ns
		V _{CC} = 6.0 V	-	-	33	ns
t _{THL} ,	output transition time	see Figure 8				
t _{TLH}		V _{CC} = 2.0 V	-	-	75	ns
		V _{CC} = 4.5 V	-	-	15	ns
		V _{CC} = 6.0 V	-	-	13	ns
t _W	pulse width LE HIGH	see Figure 9				
		V _{CC} = 2.0 V	100	-	-	ns
		V _{CC} = 4.5 V	20	-	-	ns
		V _{CC} = 6.0 V	17	-	-	ns
t _{su}	set-up time Dn to LE	see Figure 11				
		V _{CC} = 2.0 V	65	-	-	ns
		V _{CC} = 4.5 V	13	-	-	ns
		V _{CC} = 6.0 V	11	-	-	ns
h	hold time Dn to LE	see Figure 11				
		V _{CC} = 2.0 V	5	-	-	ns
		V _{CC} = 4.5 V	5	-	-	ns
		V _{CC} = 6.0 V	5	-	-	ns
T _{amb} = -	40 °C to +125 °C					
PHL,	propagation delay					
PLH	Dn to Qn	see Figure 8				
		V _{CC} = 2.0 V	-	-	225	ns
		V _{CC} = 4.5 V	-	-	45	ns
		V _{CC} = 6.0 V	-	-	38	ns
	LE to Qn	see Figure 9				
		V _{CC} = 2.0 V	-	-	265	ns
		V _{CC} = 4.5 V	-	-	53	ns
		V _{CC} = 6.0 V	-	-	45	ns
PZH,	3-state output enable time OE to	see Figure 10				
PZL	Qn	V _{CC} = 2.0 V	-	-	225	ns
		V _{CC} = 4.5 V	-	-	45	ns
		V _{CC} = 6.0 V	-	-	38	ns
t _{PHZ} ,	3-state output disable time OE to	see Figure 10				-
PLZ	Qn	$V_{CC} = 2.0 \text{ V}$	-	-	225	ns
		$V_{CC} = 4.5 \text{ V}$	-	-	45	ns
		- 00			. •	



Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{THL} ,	output transition time	see Figure 8				
t _{TLH}		V _{CC} = 2.0 V	-	-	90	ns
		V _{CC} = 4.5 V	-	-	18	ns
		V _{CC} = 6.0 V	-	-	15	ns
t _W	pulse width LE HIGH	see Figure 9				
		V _{CC} = 2.0 V	120	-	-	ns
		V _{CC} = 4.5 V	24	-	-	ns
		V _{CC} = 6.0 V	20	-	-	ns
t _{su}	set-up time Dn to LE	see Figure 11				
		V _{CC} = 2.0 V	75	-	-	ns
		V _{CC} = 4.5 V	15	-	-	ns
		V _{CC} = 6.0 V	13	-	-	ns
t _h	hold time Dn to LE	see Figure 11				
		V _{CC} = 2.0 V	5	-	-	ns
		V _{CC} = 4.5 V	5	-	-	ns
		V _{CC} = 6.0 V	5	-	-	ns

^[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of outputs.

Table 10: Dynamic characteristics 74HCT373

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Figure 12.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = 2$	5 °C					
t _{PHL} ,	propagation delay					
t _{PLH}	Dn to Qn	see Figure 8				
		V _{CC} = 4.5 V	-	17	30	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	14	-	ns
	LE to Qn	see Figure 9				
		V _{CC} = 4.5 V	-	16	32	ns
		$V_{CC} = 5 \text{ V}; C_L = 15 \text{ pF}$	-	13	-	ns
t _{PZH} , t _{PZL}	3-state output enable time $\overline{\text{OE}}$ to Qn	V _{CC} = 4.5 V; see <u>Figure 10</u>	-	19	32	ns
t _{PHZ} , t _{PLZ}	3-state output disable time $\overline{\sf OE}$ to Qn	V _{CC} = 4.5 V; see <u>Figure 10</u>	-	18	30	ns
t _{THL} , t _{TLH}	output transition time	V _{CC} = 4.5 V; see <u>Figure 8</u>	-	5	12	ns

74HC_HCT373_3

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

Table 10: Dynamic characteristics 74HCT373 ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 12.

	, <u>, , , , , , , , , , , , , , , , , , </u>	· - ·					_
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t_W	pulse width LE HIGH	V _{CC} = 4.5 V; see Figure 9		16	4	-	ns
t _{su}	set-up time Dn to LE	V _{CC} = 4.5 V; see <u>Figure 11</u>		12	6	-	ns
t _h	hold time Dn to LE	V _{CC} = 4.5 V; see Figure 11		4	-1	-	ns
C_{PD}	power dissipation capacitance	per latch; $V_I = GND$ to $(V_{CC} - 1.5 V)$	<u>[1]</u>	-	41	-	pF
T _{amb} = -	40 °C to +85 °C						
t _{PHL} ,	propagation delay						
t _{PLH}	Dn to Qn	V _{CC} = 4.5 V; see Figure 8		-	-	38	ns
	LE to Qn	V _{CC} = 4.5 V; see Figure 9		-	-	40	ns
t _{PZH} , t _{PZL}	3-state output enable time $\overline{\text{OE}}$ to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 10		-	-	40	ns
t _{PHZ} ,	3-state output disable time $\overline{\text{OE}}$ to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 10		-	-	38	ns
t _{THL} , t _{TLH}	output transition time	$V_{CC} = 4.5 \text{ V}$; see Figure 8		-	-	15	ns
t_{W}	pulse width LE HIGH	V _{CC} = 4.5 V; see <u>Figure 9</u>		20	-	-	ns
t_{su}	set-up time Dn to LE	$V_{CC} = 4.5 \text{ V}$; see Figure 11		15	-	-	ns
t _h	hold time Dn to LE	$V_{CC} = 4.5 \text{ V}$; see <u>Figure 11</u>		4	-	-	ns
T _{amb} = -	40 °C to +125 °C						
t _{PHL} ,	propagation delay						
t _{PLH}	Dn to Qn	$V_{CC} = 4.5 \text{ V}$; see <u>Figure 8</u>		-	-	45	ns
	LE to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 9		-	-	48	ns
t _{PZH} , t _{PZL}	3-state output enable time $\overline{\text{OE}}$ to Qn	$V_{CC} = 4.5 \text{ V}$, see <u>Figure 10</u>		-	-	48	ns
t _{PHZ} ,	3-state output disable time \overline{OE} to Qn	$V_{CC} = 4.5 \text{ V}$; see Figure 10		-	-	45	ns
t _{THL} , t _{TLH}	output transition time	$V_{CC} = 4.5 \text{ V}$; see Figure 8		-	-	18	ns
t _W	pulse width LE HIGH	V _{CC} = 4.5 V; see <u>Figure 8</u>		24	-	-	ns
t _{su}	set-up time Dn to LE	V _{CC} = 4.5 V; see <u>Figure 11</u>		18	-	-	ns
t _h	hold time Dn to LE	V _{CC} = 4.5 V; see <u>Figure 11</u>		4	-	-	ns

^[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;


V_{CC} = supply voltage in V;


N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

12. Waveforms










Table 11: Measurement points

Туре	Input	Output
	V _M	V _M
74HC373	0.5V _{CC}	0.5V _{CC}
74HCT373	1.3 V	1.3 V

17 of 26





Table 12: Test data

Туре	Input		Load		S1 position				
	VI	t _r , t _f	CL	R_L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}		
74HC373	V_{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}		
74HCT373	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}		

13. Package outline

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



	•					•									
UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT146-1		MS-001	SC-603		99-12-27 03-02-13

Fig 13. Package outline SOT146-1 (DIP20)

74HC_HCT373_3

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



0.1 2.25 0.012

0.004

0.096

0.089

0.01

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.019

0.014

0.013

0.009

0.51

0.49

0.30

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013			99-12-27 03-02-19

0.05

0.419

0.394

0.055

Fig 14. Package outline SOT163-1 (SO20)

74HC_HCT373_3

© Koninklijke Philips Electronics N.V. 2006. All rights reserved.

0.043 0.039

0.01

0.01

0.004

0.043

0.016

inches

Note


0.1

0°

0.035

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



UNIT	A max.	A ₁	A ₂	Α3	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	ď	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.


OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE		
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT339-1		MO-150				99-12-27 03-02-19

Fig 15. Package outline SOT339-1 (SSOP20)

74HC_HCT373_3

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



=							-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT360-1		MO-153				99-12-27 03-02-19

Fig 16. Package outline SOT360-1 (TSSOP20)

74HC_HCT373_3

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 17. Package outline SOT764-1 (DHVQFN20)

74HC_HCT373_3



14. Abbreviations

Table 13: Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 14: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes				
74HC_HCT373_3	20060120	Product data sheet	-	-	74HC_HCT373_CNV_2				
Modifications:	 The format of this data sheet is redesigned to comply with the current presentation information standard of Philips Semiconductors. 								
	 Added type numbers 74HC373BQ and 74HCT373BQ (package DHVQFN20). 								
	 Added family specifications. 								
	 Added abb 	reviations list.							
74HC_HCT373_CNV_2	19970827	Product specification	-	-	-				



Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

17. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

18. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

19. Trademarks

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners.

20. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

Philips Semiconductors

74HC373; 74HCT373

Octal D-type transparent latch; 3-state

21. Contents

1	General description	1
2	Features	1
3	Quick reference data	2
4	Ordering information	2
5	Functional diagram	3
6	Pinning information	5
6.1	Pinning	5
6.2	Pin description	5
7	Functional description	6
7.1	Function table	6
8	Limiting values	7
9	Recommended operating conditions	7
10	Static characteristics	8
11	Dynamic characteristics 1	1
12	Waveforms	6
13	Package outline	9
14	Abbreviations	24
15	Revision history	24
16	Data sheet status	25
17	Definitions 2	25
18	Disclaimers 2	25
19	Trademarks	
20	Contact information 2	



All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 20 January 2006 Document number: 74HC_HCT373_3

