



General Description

The MAX2830 direct conversion, zero-IF, RF transceiver is designed specifically for 2.4GHz to 2.5GHz 802.11g/b WLAN applications. The MAX2830 completely integrates all circuitry required to implement the RF transceiver function, providing an RF power amplifier (PA), an Rx/Tx and antenna diversity switch, RF-to-baseband receive path, baseband-to-RF transmit path, voltage-controlled oscillator (VCO), frequency synthesizer, crystal oscillator, and baseband/control interface. The MAX2830 includes a fast-settling sigma-delta RF synthesizer with smaller than 20Hz frequency steps and a digitally tuned crystal oscillator allowing use of a low-cost crystal. No I/Q calibration is required; however, the device also integrates on-chip DC-offset cancellation and I/Q errors and carrier leakage-detection circuits for improved performance. Only an RF bandpass filter (BPF), crystal, a pair of baluns, and a small number of passive components are needed to form a complete 802.11g/b WLAN RF frontend solution.

The MAX2830 completely eliminates the need for an external SAW filter by implementing on-chip monolithic filters for both the receiver and transmitter. The baseband filters are optimized to meet the IEEE 802.11g standard and proprietary turbo modes up to 40MHz channel bandwidth. These devices are suitable for the full range of 802.11g OFDM data rates (6Mbps to 54Mbps) and 802.11b QPSK and CCK data rates (1Mbps to 11Mbps). The ICs are available in a small, 48-pin thin QFN package measuring only 7mm x 7mm x 0.8mm.

Applications

Wi-Fi, PDA, VOIP, and Cellular Handsets Wireless Speakers and Headphones General 2.4GHz ISM Radios

◆ 2.4GHz to 2.5GHz ISM Band Operation

Features

- ♦ IEEE 802.11g/b Compatible (54Mbps OFDM and
- 11Mbps CCK) ♦ Complete RF Transceiver, PA, Rx/Tx and Antenna
 - **Diversity Switch, and Crystal Oscillator Best-in-Class Transceiver Performance**

62mA Receiver Current

3.3dB Rx Noise Figure

-75dBm Rx Sensitivity (54Mbps OFDM)

No I/Q Calibration Required

0.1dB/0.35° Rx I/Q Gain/Phase Imbalance

33dB RF and 62dB Baseband Gain Control Range

60dB Range Analog RSSI per RF Gain Setting Fast Rx I/Q DC-Offset Settling

Programmable Baseband Lowpass Filter

20-Bit Sigma-Delta Fractional-N PLL with

< 20Hz Step Size

Digitally Tuned Crystal Oscillator

+17.1dBm Transmit Power (5.6% EVM with 54Mbps OFDM)

31dB Tx Gain Control Range

Integrated Power Detector

Fully Integrated RF Input and Output Matching and DC Blocking

Serial or Parallel Gain-Control Interface

> 40dB Tx Sideband Suppression Without Calibration

Rx/Tx I/Q Error Detection

- ◆ Transceiver Operates from +2.7V to +3.6V
- ◆ PA Operates from +2.7V to +4.2V
- ♦ Low-Power Shutdown Mode
- ♦ Small 48-Pin Thin QFN Package (7mm x 7mm x 0.8mm)

Selector Guide

PART	INTEGRATED PA	INTEGRATED SWITCH
MAX2830	Yes	Yes
MAX2831	Yes	No
MAX2832	No	No

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX2830ETM+T	-40°C to +85°C	48 TQFN-EP*

^{*}EP = Exposed paddle.

T = Tape and reel.

Pin Configuration appears at end of data sheet.

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

ABSOLUTE MAXIMUM RATINGS

RF Input Power+10c	lBm
Continuous Power Dissipation (T _A = +70°C)	
48-Pin Thin QFN (derates 27.8mW/°C above +70°C)2.2	22W
Operating Temperature Range40°C to +8	5°C
Junction Temperature+15	0°C
Storage Temperature Range65°C to +16	0°C
Lead Temperature (soldering, 10s)+26	0°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



DC ELECTRICAL CHARACTERISTICS

(MAX2830 EV kit, VCC_ = 2.7V to 3.6V, VCCPA = VCCTXPA = 2.7V to 4.2V, TA = -40°C to +85°C, Rx set to the maximum gain. $\overline{\text{CS}}$ = high, RXHP = SCLK = DIN = ANTSEL = low, RSSI and clock output buffer are off, no signal at RF inputs, all RF inputs and outputs terminated into 50Ω, receiver baseband outputs are open. 100mV_{RMS} differential I and Q signals (54Mbps IEEE 802.11g OFDM) applied to I/Q baseband inputs of transmitter in transmit mode, f_{REF} = 40MHz, and registers set to recommended settings and corresponding test mode, unless otherwise noted. Typical values are at VCC = 2.8V, VCCPA = 3.3V, and TA = +25°C, LO frequency = 2.437GHz, unless otherwise noted. RF inputs/outputs specifications are referenced to device pins and do not include 1dB loss from EV kit PCB, balun, and SMA connectors.) (Note 1)

PARAMETERS	CONDITIONS		MIN	TYP	MAX	UNITS
Cupply Voltage	V _{CC} _		2.7		3.6	V
Supply Voltage	VCCPA, VCCTXPA		2.7		4.2	V
	Shutdown mode, B7: B1 = 0000000, reference oscillator not applied	T _A = +25°C		20		μА
	Ctandby made	T _A = +25°C		28	35	
	Standby mode	$T_A = -40$ °C to $+85$ °C			35]
Supply Current	Rx mode	$T_A = +25^{\circ}C$		62	78	
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			82	
	Tx mode, $T_A = +25$ °C, $V_{CC} = 2.8V$, $V_{CCPA} =$	Transmit section		82	104	mA
	3.3V (Note 2)	PA, P _{OUT} = +17.1dBm		212		
	Rx calibration mode	T _A = +25°C		101		
	Tx calibration mode	T _A = +25°C		78		1
Rx I/Q Output Common-Mode Voltage	T _A = +25°C		0.94	1.2	1.37	V
Rx I/Q Output Common-Mode	$T_A = -40^{\circ}C$ (relative to 7	A = +25°C)		-17		\/
Voltage Variation	$T_A = +85$ °C (relative to $T_A = +25$ °C)			15		mV
Tx Baseband Input Common- Mode Voltage Operating Range	DC-coupled		0.9	_	1.3	V
Tx Baseband Input Bias Current	Source current				22	μΑ

DC ELECTRICAL CHARACTERISTICS (continued)

(MAX2830 EV kit, V_{CC} = 2.7V to 3.6V, V_{CCPA} = V_{CCTXPA} = 2.7V to 4.2V, T_A = -40°C to +85°C, Rx set to the maximum gain. \overline{CS} = high, RXHP = SCLK = DIN = ANTSEL = low, RSSI and clock output buffer are off, no signal at RF inputs, all RF inputs and outputs terminated into 50Ω, receiver baseband outputs are open. 100mV_{RMS} differential I and Q signals (54Mbps IEEE 802.11g OFDM) applied to I/Q baseband inputs of transmitter in transmit mode, f_{REF} = 40MHz, and registers set to recommended settings and corresponding test mode, unless otherwise noted. Typical values are at V_{CC} = 2.8V, V_{CCPA} = 3.3V, and T_A = +25°C, LO frequency = 2.437GHz, unless otherwise noted. RF inputs/outputs specifications are referenced to device pins and do not include 1dB loss from EV kit PCB, balun, and SMA connectors.) (Note 1)

PARAMETERS	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS: SHDN, RXTX, SO	CLK, DIN, CS, B7:B1, RXHP, ANTSEL				
Digital Input-Voltage High, VIH		V _C C - 0.4			V
Digital Input-Voltage Low, V _{IL}				0.4	V
Digital Input-Current High, I _{IH}		-1		+1	μΑ
Digital Input-Current Low, I _{IL}		-1		+1	μΑ
LOGIC OUTPUTS: LD, CLOCKO	JT				
Digital Output-Voltage High, V _{OH}	Sourcing 100μA	V _{CC} - 0.4			V
Digital Output-Voltage Low, VOL	Sinking 100µA			0.4	V

AC ELECTRICAL CHARACTERISTICS—Rx Mode

(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, T_A =+25°C, f_{RF} = 2.439GHz, f_{LO} = 2.437GHz; receiver baseband I/Q outputs at 112 mV_{RMS} (-19dBV), f_{REF} = 40MHz, \overline{SHDN} = \overline{CS} = high, RXTX = SCLK = DIN = low, with power matching for the differential RF pins using the typical applications and registers set to default settings and corresponding test mode, unless otherwise noted. Unmodulated single-tone RF input signal is used with specifications that normally apply over the entire operating conditions, unless otherwise indicated. RF inputs/outputs specifications are referenced to device pins and do not include 1dB loss from EV kit PCB, balun, and SMA connectors.) (Note 1)

PARAMETER	CONDITIONS			TYP	MAX	UNITS
RECEIVER SECTION: LNA RF	INPUT-TO-BASEBAND I/Q O	UTPUTS	•			
RF Input Frequency Range			2.4		2.5	GHz
	High RF gain			13		
RF Input Return Loss (ANT1)	Mid RF gain			16		dB
	Low RF gain			13		
RF Input Return Loss (ANT2)	High RF gain			21		
	Mid RF gain			14		dB
	Low RF gain			12		
	Maximum gain, B7:B1 =	$T_A = +25^{\circ}C$	86	97		
Tatal Valtage Caip (ANIT1)	1111111	$T_A = -40$ °C to $+85$ °C	83			٩D
Total Voltage Gain (ANT1)	Minimum gain, B7:B1 = 00000000	T _A = +25°C		2	8	dB
Total Voltage Gain (ANT2)	Maximum gain, B7:B1 = 11111111	T _A = +25°C		96		- dB
	Minimum gain, B7:B1 = 0000000	T _A = +25°C		2		

AC ELECTRICAL CHARACTERISTICS—Rx Mode (continued)

(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, V_{CCPA} = 2.439GHz, floor = 2.437GHz, receiver baseband I/Q outputs at 112 mV_{RMS} (-19dBV), floor = 3.3V, V_{CCPA} = 5.4V, V_{CCPA} = 4.0MHz, V_{CCTXPA} = 3.3V, V_{CCTXPA} = 3.3V, V_{CCPA} = 4.4V, V_{CCTXPA} = 4.4V, V_{CCT

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
RF Gain Steps (Note 3)	From high-gain mode (B7:B6 = 11) to medium-gain mode (B7:B6 = 10)			-17		- dB
Till daill steps (Note 3)	From high-gain mode (B7:B6 (B7:B6 = 0X)	6 = 11) to low-gain mode		-33.5		ав
RF Gain-Change Settling Time	Gain change from high gain to medium gain, high gain to low, or medium gain to low gain; gain settling to within ±2dB of steady state; RXHP = 1			0.2		μs
Baseband Gain Range	From maximum baseband g minimum baseband gain (B		54	62	68	dB
	Voltage gain = maximum wit	h B7:B6 = 11		3.3		
DSB Noise Figure (ANT1)	Voltage gain = 50dB with B7			3.8		dB
Deb Noise Figure (71117)	Voltage gain = 45dB with B7			16.7		ab
	Voltage gain = 15dB with B7			34.7		
	Voltage gain = maximum with B7:B6 = 11			4.0		
DSB Noise Figure (ANT2)	Voltage gain = 50dB with B7:B6 = 11			4.5		dB
202 (10.00) (90.0 (70.112)	Voltage gain = 45dB with B7			17.4		
	Voltage gain = 15dB with B7	':B6 = 0X		35.3		
In-Band Compression Point	-19dBV _{RMS} baseband	B7:B6 = 11		-41		
Based on EVM	output EVM degrades to	B7:B6 = 10		-24		dBm
	9%	B7:B6 = 0X		-6		
In-Band Output P-1dB	Voltage gain = 90dB, with B	7:B6 = 11		2.5		V _{P-P}
	B7:B6 = 11		-12			
Out-of-Band Input IP3 (Note 4)	B7:B6 = 10			-4		
	B7:B6 = 0X			24		
I/Q Phase Error	1 σ variation (without calibra	tion)		±0.35		Degrees
I/Q Gain Imbalance	1 σ variation (without calibra	tion)		±0.1		dB
RX I/Q Output Load Impedance	Minimum differential resistar	nce		10		kΩ
(R II C)	Maximum differential capaci	tance		10		pF
Tx-to-Rx Conversion Gain for Rx I/Q Calibration	For receiver gain, B7:B1 = 1	101111 (Note 5)		0.5		dB
Baseband VGA Settling Time	Gain change from B5:B1 = 10111 to B5:B1 = 00111; gain settling to within ±2dB of steady state			0.1		μs
I/Q Output DC Step when RXHP Transitions from 1 to 0 in Presence of 802.11g Short Sequence	After switching RXHP to logic 0 from initial logic 1, during ideal short sequence data at -55dBm input in AWGN channel, for -19dBV output; normalized to RMS signal on I and Q outputs; transition point varied from 0 to 0.8µs in steps of 0.1µs			-5		dBc

__ /N/XI/N

AC ELECTRICAL CHARACTERISTICS—Rx Mode (continued)

(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, V_{CCPA} = 2.439GHz, V_{CCPA} = 2.437GHz, receiver baseband I/Q outputs at 112 mV_{RMS} (-19dBV), V_{CCPA} = 4.0MHz, V_{CCTXPA} = 3.3V, V_{CCTXPA} = 3.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I/Q Output DC Droop	After switching RXHP to 0 (A3:A0 = 0111)	After switching RXHP to 0, D13:D12, Register 7 (A3:A0 = 0111)		±1		V/s
I/Q Static DC Offset	RXHP = 1, B7:B1 = 11011	I10, 1 σ variation		±1		mV
Spurious Signal Emissions from LNA input	RF = 1GHz to 26.5GHz			-51		dBm
ANT to Describe legistics	ANT1 to receiver (in ANT2	2 mode)		20		٩D
ANT to Receiver Isolation	ANT2 to receiver (in ANT1 mode)			47		dB
RECEIVER BASEBAND FILTERS	S		'			l
Gain Ripple in Passband	10kHz to 8.5MHz at base	band		±1.3		dB _{P-P}
Group-Delay Ripple in Passband	10kHz to 8.5MHz at base	band		±45		nsp-p
	At 8.5MHz			3.2		-
Baseband Filter Rejection	At 15MHz			27 50		
(Nominal Mode)	At 20MHz	At 20MHz				dB
	At > 40MHz			80		
RSSI						
RSSI Minimum Output Voltage	R _{LOAD} ≥ 10kΩ 5pF	$R_{LOAD} \ge 10k\Omega$ 5pF		0.4		V
RSSI Maximum Output Voltage	$R_{LOAD} \ge 10k\Omega$ 5pF			2.4		V
RSSI Slope				30		mV/dB
DCCI Output Cattling Time	To within 3dB of steady	+32dB signal step		200		20
RSSI Output Settling Time	state	-32dB signal step		600		ns

AC ELECTRICAL CHARACTERISTICS—Tx Mode

(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, V_{CCPA} = V_{CCTXPA} = 3.3V, V_{CCPA} = 2.439GHz, V_{CCPA} = 2.437GHz, V_{CCPA} = 40MHz, V_{CCPA} = 8.7V, V_{CCPA} = 2.437GHz, V_{CCPA} = 4.6V, V_{CCPA} = 4.5°C, V_{CCPA} = 2.437GHz, V_{CCPA} = 4.0MHz, V_{CCPA}

TRANSMIT SECTION: Tx BASEBAND I/Q INPUTS TO RF OUTPUTS RF Output Frequency Range 54Mbps 802.11g OFDM signal Output power adjusted to meet 5.6%EVM, and spectral mask 6Mbits, OFDM, I/Q signals Output power adjusted to meet spectral mask		17.1	2.5	GHz
Output Power 54Mbps 802.11g OFDM signal Output power adjusted to meet 5.6%EVM, and spectral mask Output power adjusted to meet 5.6%EVM, and spectral mask Output power adjusted to	0	17.1	2.5	GHz
Output Power S4Mbps 802.11g OFDM meet 5.6%EVM, and spectral mask Output Power Output power adjusted to		17.1		1
				dBm
		20.3		dbiii
Gain Control Range B6:B1 = 000000 to 111000		26		dB
Unwanted Sideband Suppression Without I/Q calibration, B6:B1 = 100001		-42		dBc
Carrier Leakage at Center Frequency of Channel Without DC offset correction		-30		dBc
1/3 x f _{LO}		-67		
< 1GHz		-36		
> 1GHz		-47		
2/3 x f _{LO}		-64		alDma/
Transmitter Spurious Signal B6:B1 = 111000, OFDM signal 4/3 x f _{LO}		-42		dBm/ MHz
5/3 x f _{LO}		-65	IVII IZ	
8/3 x f _{LO}		-55		
2 x f _{LO}		-27		
3 x f _{LO}		-54		
RF Output Return Loss Off-chip balun and single ended		-15		dB
Tx I/Q Input Load Impedance Minimum differential resistance		20		kΩ
(R C) Maximum differential capacitance		0.7		pF
Baseband -3dB Corner D1:D0 = 01, Register 8 Nominal mode (A3:A0 = 1000)		11		MHz
Baseband Filter Rejection At 30MHz, in nominal mode		62		dB
Minimum Power-Detector Output Voltage Short sequence transmitter power = +10dBm		0.35		V
Maximum Power-Detector Output Voltage Short sequence transmitter power = +20dBm		1.2		V
RF Power-Detector Response Time		0.3		μs

__ /N/XI/N

AC ELECTRICAL CHARACTERISTICS—Tx Mode (continued)

(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, V_{CCPA} = V_{CCTXPA} = 3.3V, V_{CCPA} = 2.439GHz, V_{CCPA} = 2.437GHz, V_{CCPA} = 40MHz, V_{CCPA} = 8.7V, V_{CCPA} = 2.437GHz, V_{CCPA} = 4.6V, V_{CCPA} = 4.5°C, V_{CCPA} = 2.437GHz, V_{CCPA} = 4.0MHz, V_{CCPA}

PARAMETER		CONDITIONS			MAX	UNITS			
TRANSMITTER LO LEAKAGE AND I/Q CALIBRATION USING LO LEAKAGE AND SIDEBAND DETECTOR (see the <i>Rx/Tx Calibration Mode</i> section)									
Tx BASEBAND I/Q INPUTS TO	RECEIVER OUTPUTS								
LO Leakage and Sideband	Calibration register,	Output at 1 x f _{TONE} (for LO leakage = -29dBc), f _{TONE} = 2MHz, 100mV _{RMS}	-34		dDVp. io				
Detector Output	D12:D11 = 00, A3:A0 = 0110	Output at 2 x f _{TONE} (for LO leakage = -240dBc), f _{TONE} = 2MHz, 100mV _{RMS}		-44		dBV _{RMS}			
Amplifier Gain Range	D12:D11 = 00 to D12:D11 = 11, A3:A0 = 0110			30		dB			
Lower -3dB Corner Frequency				1		MHz			

AC ELECTRICAL CHARACTERISTICS—Frequency Synthesizer

(MAX2830 EV kit, V_{CC} = 2.7V, V_{CCPA} = V_{CCTXPA} = 3.3V, T_A = +25°C, f_{LO} = 2.437GHz, f_{REF} = 40MHz, \overline{SHDN} = \overline{CS} = high, SCLK = DIN = low, PLL loop bandwidth = 150kHz, and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITI	CONDITIONS		TYP	MAX	UNITS
FREQUENCY SYNTHESIZER			ч			1.
RF Channel Center Frequency					2.5	GHz
Channel Center Frequency Programming Minimum Step Size				20		Hz
Charge-Pump Comparison Frequency				20		MHz
Reference Frequency Range			20		44	MHz
Reference Frequency Input Levels	AC-coupled to XTAL pin	AC-coupled to XTAL pin				mV _{P-P}
Reference Frequency Input	Resistance (XTAL)			5		kΩ
Impedance (R II C)	Capacitance (XTAL)	, ,		4		рF
	fOFFSET = 1kHz			-86		
	foffset = 10kHz			-94		
Closed-Loop Phase Noise	foffset = 100kHz			-94		dBc/Hz
	foffset = 1MHz			-110		
	foffset = 10MHz			-120		
Closed-Loop Integrated Phase Noise	RMS phase jitter; integrate from	n 10kHz to 10MHz offset		0.9		Degrees
Charge-Pump Output Current				1		mA
Reference Spurs	20MHz offset			-55		dBc
VCC Fraguesia Fragu	Measured from Tx-Rx or Rx-Tx	3µs to 9µs		50		Id I=
VCO Frequency Error	transition > 9µs			1		kHz
VOLTAGE-CONTROLLED OSCI	LLATOR					
Pushing	Referred to 2400MHz LO, V _{CC} varies by 0.3V		210			kHz
LO Tuning Gain	V _{TUNE} = 0.5V V _{TUNE} = 2.2V			103		NALI-AA
LO Turning Gain				86		MHz/V

AC ELECTRICAL CHARACTERISTICS—Miscellaneous Blocks

(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, f_{LO} = 2.437GHZ, f_{REF} = 40MHz, \overline{SHDN} = \overline{CS} = high, SCLK = DIN = low, and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	COND	MIN	TYP	MAX	UNITS	
CRYSTAL OSCILLATOR						
On-Chip Tuning Capacitance	Maximum capacitance, A3:A0	= 1110, D6:D0 = 1111111	15.4			pF
Range	Minimum capacitance, A3:A0	Minimum capacitance, A3:A0 = 1110, D6:D0 = 0000000		0.5		ρΓ
On-Chip Tuning Capacitance Step Size				0.12		рF
ON-CHIP TEMPERATURE SEN	SOR		•			
		T _A = -40°C		0.35		
Output Voltage	A3:A0 = 1000, D9:D8 = 01	$T_A = +25^{\circ}C$		1		V
		T _A = +85°C		1.6	•	

AC ELECTRICAL CHARACTERISTICS—Timing

 $(\text{MAX2830 EV kit, V}_{CC_} = 2.8\text{V, V}_{CCPA} = \text{V}_{CCTXPA} = 3.3\text{V, T}_{A} = +25^{\circ}\text{C, f}_{LO} = 2.437\text{GHz, f}_{REF} = 40\text{MHz, } \overline{\text{SHDN}} = \overline{\text{CS}} = \text{high, SCLK} = \text{DIN} = \text{low, PLL loop bandwidth} = 150\text{kHz, and T}_{A} = +25^{\circ}\text{C, unless otherwise noted.)} \text{ (Note 1)}$

PARAMETER	CONDITI	ONS	MIN	TYP	MAX	UNITS
SYSTEM TIMING (see Figure 3)						
Turn-On Time	From SHDN rising edge to LO settled within 1kHz using external reference frequency input		60		μs	
Crystal Oscillator Turn-On Time	90% of final output amplitude le	evel		1		ms
Channel Switching Time	Loop BW = $150kHz$, $f_{RF} = 2.5G$	Hz to 2.4GHz		25		μs
Rx/Tx Turnaround Time	Measured from Tx or Rx enable rising edge; signal	Rx to Tx		2		
	settling to within $\pm 2dB$ of steady state Tx to Rx, RXHP = 1			2		μs
Tx Turn-On Time (from Standby Mode)	From Tx-enable active rising edge; signal settling to within ±2dB of steady state			1.5		μs
Tx Turn-Off Time (from Standby Mode)	From Tx-enable inactive rising edge			1		μs
Rx Turn-On Time (from Standby Mode)	From Rx-enable active rising edge; signal settling to within ±2dB of steady state			1.9		μs
Rx Turn-Off Time (from Standby Mode)	From Rx-enable inactive rising edge			0.1		μs

AC ELECTRICAL CHARACTERISTICS—Timing (continued)


(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, T_A =+25°C, f_{LO} = 2.437GHz, f_{REF} = 40MHz, \overline{SHDN} = \overline{CS} = high, SCLK = DIN = low, PLL loop bandwidth = 150kHz, and T_A = +25°C, unless otherwise noted.) (Note 1)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
3-WIRE SERIAL-INTERFACE TIMING (see	e Figure 2)	•			
SCLK Rising Edge to CS Falling Edge Wait Time, t _{CSO}			6		ns
Falling Edge of CS to Rising Edge of First SCLK Time, tcss			6		ns
DIN to SCLK Setup Time, t _{DS}			6		ns
DIN to SCLK Hold Time, tDH			6		ns
SCLK Pulse-Width High, t _{CH}			6		ns
SCLK Pulse-Width Low, t _{CL}			6		ns
Last Rising Edge of SCLK to Rising Edge of CS or Clock to Load Enable Setup Time, t _{CSH}			6		ns
CS High Pulse Width, tosw			20		ns
Time Between the Rising Edge of CS and the Next Rising Edge of SCLK, t _{CS1}			6		ns
Clock Frequency, f _{CLK}			20		MHz
Rise Time, t _R			2		ns
Fall Time, t _F			2		ns


- Note 1: Min and max limits are guaranteed by test above $T_A = +25^{\circ}C$ and guaranteed by design and characterization at $T_A = -40^{\circ}C$. The power-on register settings are not production tested. Recommended register setting must be loaded after V_{CC} is supplied.
- Note 2: Guaranteed by design and characterization.
- **Note 3:** The nominal part-to-part variation of the RF gain step is ± 1 dB.
- Note 4: Two tones at +25MHz and +48MHz offset with -35dBm/tone. Measure IM3 at 2MHz.
- Note 5: Tx I/Q inputs = 100mV_{RMS}.


Typical Operating Characteristics


(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, T_A = +25°C, f_{LO} = 2.437GHz, f_{REF} = 40MHz, \overline{SHDN} = \overline{CS} = high, RXHP = SCLK = DIN = low.)



























Typical Operating Characteristics (continued)


 $(\text{MAX2830 EV kit, V}_{CC} = 2.8\text{V}, \text{V}_{CCPA} = \text{V}_{CCTXPA} = 3.3\text{V}, \text{T}_{A} = +25^{\circ}\text{C}, \text{f}_{LO} = 2.437\text{GHz}, \text{f}_{REF} = 40\text{MHz}, \overline{\text{SHDN}} = \overline{\text{CS}} = \text{high, RXHP} = \text{SCLK} = \text{DIN} = \text{low.})$



























Typical Operating Characteristics (continued)


 $(MAX2830 \ EV \ kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, T_A = +25^{\circ}C, f_{LO} = 2.437GHz, f_{REF} = 40MHz, \overline{SHDN} = \overline{CS} = high, RXHP = SCLK = DIN = low.)$



























Typical Operating Characteristics (continued)


 $(\text{MAX2830 EV kit, V}_{CC} = 2.8\text{V}, \text{V}_{CCPA} = \text{V}_{CCTXPA} = 3.3\text{V}, \text{T}_{A} = +25^{\circ}\text{C}, \text{f}_{LO} = 2.437\text{GHz}, \text{f}_{REF} = 40\text{MHz}, \overline{\text{SHDN}} = \overline{\text{CS}} = \text{high, RXHP} = \text{SCLK} = \text{DIN} = \text{low.})$

























Typical Operating Characteristics (continued)


(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, T_A = +25°C, f_{LO} = 2.437GHz, f_{REF} = 40MHz, \overline{SHDN} = \overline{CS} = high, RXHP = SCLK = DIN = low.)




Typical Operating Characteristics (continued)


(MAX2830 EV kit, V_{CC} = 2.8V, V_{CCPA} = V_{CCTXPA} = 3.3V, T_A = +25°C, f_{LO} = 2.437GHz, f_{REF} = 40MHz, \overline{SHDN} = \overline{CS} = high, RXHP = SCLK = DIN = low.)


















PLL SETTLING TIME FROM SHUTDOWN TO STANDBY MODE





PLL SETTLING TIME FROM STANDBY TO Tx





Typical Operating Characteristics (continued)

 $(MAX2830 \; EV \; kit, V_{CC_} = 2.8V, \; V_{CCPA} = V_{CCTXPA} = 3.3V, \; T_A = +25^{\circ}C, \; f_{LO} = 2.437GHz, \; f_{REF} = 40MHz, \; \overline{SHDN} = \overline{CS} = high, \; RXHP = SCLK = DIN = low.)$










Block Diagram/Typical Operating Circuit



__ /N/XI/N

Pin Description

PIN	NAME	FUNCTION	
1	VCCLNA	LNA Supply Voltage	
2	GNDRXLNA	LNA Ground	
3	B6	Receiver and Transmitter Gain-Control Logic-Input Bit 6	
4	ANT1+	Antenna 1. Differential Input to LNA in Rx mode. Input is internally AC-coupled and matched to 100Ω	
5	ANT1-	differential. Connect directly to a 2:1 balun.	
6	B7	Receiver Gain-Control Logic-Input Bit 7	
7	VCCPA	Supply Voltage for Second Stage of Power Amplifier	
8	В3	Receiver and Transmitter Gain-Control Logic-Input Bit 3	
9	ANT2+	Antenna 2. Differential inputs to LNA in diversity Rx mode and to PA differential outputs in Tx mode.	
10	ANT2-	Internally AC-coupled differential outputs and matched to 100Ω differential. Connect directly to a 2:1 balun.	
11	B2	Receiver and Transmitter Gain-Control Logic-Input Bit 2	
12	SHDN	Active-Low Shutdown and Standby Logic Input. See Table 32 for operating modes.	
13	VCCTXPA	Supply Voltage for First-Stage of PA and PA Driver	
14	B5	Receiver and Transmitter Gain-Control Logic-Input Bit 5	
15	CS	Active-Low Chip-Select Logic Input of 3-Wire Serial Interface (see Figure 3)	
16	RSSI	RSSI, PA Power Detector or Temperature-Sensor Multiplexed Analog Output	
17	VCCTXMX	Transmitter Upconverter Supply Voltage	
18	SCLK	Serial-Clock Logic Input of 3-Wire Serial Interface (see Figure 3)	
19	DIN	Data Logic Input of 3-Wire Serial Interface (see Figure 3)	
20	VCCPLL	PLL and Registers Supply Voltage. Connect to the supply voltage to retain the register settings.	
21	CLOCKOUT	Reference Clock Buffer Output	
22	LD	Lock-Detect Logic Output of Frequency Synthesizer. Output high indicates that the frequency synthesizer is locked. Output programmable as CMOS or open-drain output. (See Tables 17 and 21.)	
23	B1	Receiver and Transmitter Gain-Control Logic-Input Bit 1	
24	CPOUT	Charge-Pump Output. Connect the frequency synthesizer's loop filter between CPOUT and TUNE (see the Block Diagram/Typical Operating Circuit).	
25	VCCCP	PLL Charge-Pump Supply Voltage	
26	GNDCP	Charge-Pump Circuit Ground	
27	VCCXTAL	Crystal Oscillator Supply Voltage	
28	XTAL	Crystal or Reference Clock Input. AC-couple a crystal or a reference clock to this analog input.	
29	CTUNE	Connection for Crystal Oscillator Off-Chip Capacitors. When using an external reference clock input, leave CTUNE unconnected.	
30	Vccvco	VCO Supply Voltage	
31	GNDVCO	VCO Ground	
32	TUNE	VCO TUNE Input (see the Block Diagram/Typical Operating Circuit)	
33	BYPASS	On-Chip VCO Regulator Output Bypass. Bypass with a 0.1µF to 1µF capacitor to GND. Do not connect other circuitry to this point.	
34	B4	Receiver and Transmitter Gain-Control Logic-Input Bit 4	

Pin Description (continued)

PIN	NAME	FUNCTION	
35	RXBBQ-	Receiver Baseband Q-Channel Differential Outputs. In TX calibration mode, these pins are the LO leakage	
36	RXBBQ+	and sideband detector outputs.	
37	RXBBI-	Receiver Baseband I-Channel Differential Outputs. In TX calibration mode, these pins are the LO leakage	
38	RXBBI+	and sideband detector outputs.	
39	VCCRXVGA	Receiver VGA Supply Voltage	
40	RXHP	Receiver Baseband AC-Coupling High-Pass Corner Frequency Control Logic Input	
41	VCCRXFL	Receiver Baseband Filter Supply Voltage	
42	TXBBQ-	Transmitter Baseband I-Channel Differential Inputs	
43	TXBBQ+		
44	TXBBI-	Transmitter Baseband Q-Channel Differential Inputs	
45	TXBBI+	Transmitter baseband Q-Onaimer binerential inputs	
46	VCCRXMX	Receiver Downconverters Supply Voltage	
47	ANTSEL	Antenna Selection Logic Input. See Table 1 for operation	
48	RXTX	Rx/Tx Mode Control Logic Input. See Table 32 for operating modes.	
EP	EP	Exposed Paddle. Connect to the ground plane with multiple vias for proper operation and heat dissipation. Do not share with any other pin grounds and bypass capacitors' ground.	

Detailed Description

The MAX2830 single-chip, low-power, direct conversion, zero-IF transceiver is designed to support 802.11g/b applications operating in the 2.4GHz to 2.5GHz band. The fully integrated transceivers include a receive path, transmit path, VCO, sigma-delta fractional-N synthesizer, crystal oscillator, RSSI, PA power detector, temperature sensor, Rx and Tx I/Q error-detection circuitry, baseband-control interface, linear power amplifier, and an Rx/Tx antenna diversity switch. The only additional components required to implement a complete radio front-end solution are a crystal, a pair of baluns, a BPF, and a small number of passive components (RCs, no inductors required).

Rx/Tx and Antenna Diversity Switches

The MAX2830 integrates an Rx/Tx switch and an antenna diversity switch before the receiver and after the power amplifier. See Figure 1 for a block diagram of the switches. The receiver and transmitter enable pin (RXTX) and the antenna selection pin (ANTSEL) determine which ports (ANT1 or ANT2) the receiver or transmitter is connected to. See Table 1 for the Rx/Tx and antenna diversity switches truth table. When RXTX = 0




Figure 1. Simplified Rx/Tx and Antenna Diversity Switch Structure

(receive mode) and ANTSEL = 0, the switch provides a low-insertion loss path (main) between the ANT1 port (pins 4 and 5) and the receiver. When RXTX = 0 (receive mode) and ANTSEL = 1, the switch provides

Table 1. Rx/Tx and Antenna Diversity Switches Operation

RXTX	ANTSEL	MODE	ANTENNA
0	0	Rx (main)	Ant1_
0	1	Rx (diversity)	Ant2_
1	X	Tx	Ant2_

an antenna diversity path between the ANT2 port (pins 9 and 10) and the receiver. When RXTX = 1, the PA and transmit path are automatically connected to the ANT2 port, regardless of the logic state of ANTSEL. For solutions not requiring antenna diversity, set ANTSEL logic-level high, enabling only the ANT2 port for both receive and transmit modes.

The ANT1 and ANT2 differential ports are internally AC-coupled and internally matched to 100Ω . Directly connect 2:1 baluns or balanced bandpass filters (BPFs) to these ports for applications requiring antenna diversity. For applications not requiring antenna diversity, only a single balun or balanced BPF is required on the ANT2 port, and the ANT1 port can be left open. Provide electrically symmetrical input traces to the baluns to maintain IP2 and RF common-mode noise rejection for the receiver, and to maintain a balanced load for the PA.

Receiver

After the switch, the receiver integrates an LNA and VGA with a 95dB digitally programmable gain control range, direct-conversion downconverters, I/Q baseband low-pass filters with programmable LPF corner frequencies, analog RSSI and integrated DC-offset correction circuitry. A logic-low on the RXTX input (pin 48) and a logic-high on the SHDN input (pin 12) enable the receiver.

LNA Gain Control

The LNA has three gain modes: max gain, max gain -16dB, and max gain -33dB. The three LNA gain modes can be serially programmed through the SPI™

Table 2. LNA Gain-Control Settings (Pins B7:B6 or Register A3:A0 = 1011, D6:D5)

B7 OR D6	B6 OR D5	NAME	DESCRIPTION
1	1	High	Max gain
1	0	Medium	Max gain - 16dB (typ)
0	Х	Low	Max gain - 33dB (typ)

Table 3. Receiver Baseband VGA Gain-Step Value (Pins B5:B1 or Register D4:D0, A3:A0 = 1011)

PIN/BIT	GAIN STEP (dB)
B1/D0	2
B2/D1	4
B3/D2	8
B4/D3	16
B5/D4	32

SPI is a trademark of Motorola, Inc.

interface by programming bits D6:D5 in Register 11 (A3:A0 = 1011) or programmed in parallel through the digital logic gain-control pins, B7 (pin 6) and B6 (pin 3). Set bit D12 = 1 in Register 8 (A3:A0 = 1000) to enable programming through the SPI interface, or set bit D12 = 0 to enable parallel programming. See Table 2 for LNA gain-control settings.

Baseband Variable-Gain Amplifier

The receiver baseband variable-gain amplifiers provide 62dB of gain control range programmable in 2dB steps. The VGA gain can be serially programmed through the SPI interface by setting bits D4:D0 in Register 11 (A3:A0 = 1011) or programmed in parallel through the digital logic gain-control pins, B5 (pin 14), B4 (pin 34), B3 (pin 8), B2 (pin 11), and B1 (pin 23). Set bit D12 = 1 in Register 8 (A3:A0 = 1000) to enable serial programming through the serial interface or set bit D12 = 0 to enable parallel programming through the external logic pins. See Table 3 for the gain-step value and Table 4 for baseband VGA gain-control settings.

Receiver Baseband Lowpass Filter

The receiver integrates lowpass filters that provide an upper -3dB corner frequency of 8.5MHz (nominal mode) with 50dB of attenuation at 20MHz, and 45ns of group delay ripple in the passband (10kHz to 8.5MHz). The upper -3dB corner frequency is tightly controlled on-chip and does not require user adjustment. However, provisions are made to allow fine tuning of the upper -3dB

Table 4. Baseband VGA Gain-Control Settings in Receiver Gain-Control Register (Pin B5:B1 or Register D4:D0, A3:A0 = 1011)

`	,
B5:B1 OR D4:D0	GAIN
11111	Max
11110	Max - 2dB
11101	Max - 4dB
:	:
00000	Min

Table 5. Receiver LPF Coarse -3dB Corner Frequency Settings in Register (A3:A0 = 1000)

BITS (D1:D0)	-3dB CORNER FREQUENCY (MHz)	MODE
00	7.5	11b
01	8.5	11g
10	15	Turbo 1
11	18	Turbo 2

corner frequency. In addition, coarse frequency tuning allows the -3dB corner frequency to be set to 7.5MHz (11b mode), 8.5MHz (11g mode), 15MHz (turbo 1 mode), and 18MHz (turbo 2 mode) by programming bits D1:D0 in Register 8 (A3:A0 = 1000). See Table 3. The coarse corner frequency can be fine-tuned approximately ±10% in 5% steps by programming bits D2:D0 in Register 7 (A3:A0 = 0111). See Table 6 for receiver LPF fine -3dB corner frequency adjustment.

Baseband Highpass Filter and DC Offset Correction

The receiver implements programmable AC and near-DC coupling of I/Q baseband signals. Temporary AC-coupling is used to quickly remove LO leakage and other DC offsets that could saturate the receiver outputs. When DC offsets have settled, near DC-coupling is enabled to avoid attenuation of the received signal. AC-coupling is set (-3dB highpass corner frequency of 600kHz) when a logic-high is applied to RXHP (pin 40). Near DC-coupling is set (-3dB highpass corner frequency of 100Hz nominal) when a logic-low is applied to RXHP. Bits D13:D12 in Register 7 (A3:A0 = 0111) allow the near DC-coupling -3B highpass corner frequency to be set to 100Hz (D13:D12 = 00), 4kHz (D13:D12 = X1), or 30kHz (D13:D12 = 10). See Table 7.

Table 6. Receiver LPF Fine -3dB Corner Frequency Adjustment in Register (A3:A0 = 0111)

BITS (D2:D0)	% ADJUSTMENT RELATIVE TO COARSE SETTING
000	90
001	95
010	100
011	105
100	110

Table 7. Receiver Highpass Filter -3dB Corner Frequency Programming

RXHP	A3:A0 = 0111, D13:D12	-3dB HIGHPASS CORNER FREQUENCY (Hz)
1	XX	600k
0	00	100 (recommended)
0	X1	4k
0	10	30k

X = Don't care.

Receiver I/Q Baseband Outputs

The differential outputs (RXBBI+, RXBBI-, RXBBQ+, RXBBQ-) of the baseband amplifiers have a differential output impedance of ~300 Ω , and are capable of driving differential loads up to $10k\Omega$ II 10pF. The outputs are internally biased to a common-mode voltage of 1.2V and are intended to be DC-coupled to the inphase (I) and quadrature (Q) analog-to-digital data converter inputs of the accompanying baseband IC. Additionally, the common-mode output voltage can be adjusted from 1.2V to 1.5V through programming bits D11:D10 in Register 15 (A3:A0 = 1111).

Received Signal-Strength Indicator (RSSI)

The RSSI output (pin 16) can be programmed to multiplex an analog output voltage proportional to the received signal strength, the PA output power, or the die temperature. Set bits D9:D8 = 00 in Register 8 (A3:A0 = 1000) to enable the RSSI output in receive mode (off in transmit mode). Set bit D10 = 1 to enable the RSSI output when RXHP = 1, and disable the RSSI output when RXHP = 0. Set bit D10 = 0 to enable the RSSI output independent of RXHP. See Table 8 for a summary of the RSSI output vs. register programming and RXHP.

The RSSI provides an analog voltage proportional to the log of the sum of the squares of the I and Q channels, measured after the receive baseband filters and before the variable-gain amplifiers. The RSSI analog output voltage is proportional to the RF input signal level and LNA gain state over a 60dB range, and is not dependent upon VGA gain. See the Rx RSSI Output vs. Input Power graph in the *Typical Operating Characteristics* for further details.

Table 8. RSSI Pin Truth Table

INPUT CONDITIONS			
A3:A0 = 1000, D9:D8	A3:A0 = 1000, D10	RXHP	RSSI OUTPUT
X	0	0	No signal
00	0	1	RSSI
01	0	1	Temperature sensor
10	0	1	Power detector
00	1	Χ	RSSI
01	1	Х	Temperature sensor
10	1	Х	Power detector

X = Don't care.

Transmitter

The transmitter integrates baseband lowpass filters, direct-upconversion mixers, a VGA, a PA driver, and a linear RF PA with a power detector. A logic-high on the RXTX input (pin 48) and a logic-high on the SHDN input (pin 12) enable the transmitter. The PA outputs are routed to ANT2, regardless of the state at ANTSEL.

Transmitter I/Q Baseband Inputs

The differential analog inputs of the transmitter baseband amplifier I/Q inputs (TXBBI+, TXBBI-, TXBBQ+, TXBBQ+) have a differential impedance of $20k\Omega$ II 1pF. The inputs require an input common-mode voltage of 0.9V to 1.3V, which is provided by the DC-coupled I and Q DAC outputs of the accompanying baseband IC.

Transmitter Baseband Lowpass Filtering

The transmitter integrates lowpass filters that can be tuned to -3dB corner frequencies of 8MHz (11b), 11MHz (11g), 16.5MHz (turbo 1 mode), and 22.5MHz (turbo 2 mode) through programming bits D1:D0 in

Table 9. Transmitter LPF Coarse -3dB Corner Frequency Settings in Register (A3:A0 = 1000)

BITS (D1:D0)	-3dB CORNER FREQUENCY (MHz)	MODE
00	8	11b
01	11	11g
10	16.5	Turbo 1
11	22.5	Turbo 2

Table 10. Transmitter LPF Fine -3dB Corner Frequency Adjustment in Register (A3:A0 = 0111)

- <i>,</i>
% ADJUSTMENT RELATIVE TO COARSE SETTING
90
95
100
105
110 (11g)
115
Not used

Register 8 (A3:A0 = 1000) and bit D5:D3 in Register 7 (A3:A0 = 0111). The -3dB corner frequency is tightly controlled on-chip and does not require user adjustment. Additionally, provisions are made to fine tune the -3dB corner frequency through bits D5:D3 in the Filter Programming register (A3:A0 = 0111). See Tables 9 and 10.

Transmitter Variable-Gain Amplifier

The variable-gain amplifier of the transmitter provides 31dB of gain control range programmable in 0.5dB steps over the top 8dB of the gain control range and in 1dB steps below that. The transmitter gain can be programmed serially through the SPI interface by setting bits D5:D0 in Register 12 (A3:A0 = 1100) or in parallel through the digital logic gain-control pins B6:B1 (pins 3, 6, 8, 11, 14, 23, and 34, respectively). Set bit D10 = 0 in Register 9 (A3:A0 = 1001) to enable parallel programming, and set bit D10 = 1 to enable programming through the 3-wire serial interface. See Table 11 for the transmitter VGA gain-control settings.

Table 11. Transmitter VGA Gain-Control Settings

NO.	D5:D0 OR B6:B1	OUTPUT SIGNAL POWER		
63	111111	Max		
62	111110	Max - 0.5dB		
61	111101	Max - 1.0dB		
:	:	:		
49	110001	Max - 7dB		
48	110000	Max - 7.5dB		
47	101111	Max - 8dB		
46	101110	Max - 8dB		
45	101101	Max - 9dB		
44	101100	Max - 9dB		
:	:	:		
5	000101	Max - 29dB		
4	000100	Max - 29dB		
3	000011	Max - 30dB		
2	000010	Max - 30dB		
1	000001	Max - 31dB		
0	000000	Max - 31dB		

Power-Amplifier Bias and Enable Delay

The MAX2830 integrates a 2-stage PA, providing +17.1dBm of output power at 5.6% error vector magnitude (EVM) (54Mbps OFDM signal) in 802.11g mode while exceeding the 802.11g spectral mask requirements. The first and second stage PA bias currents are set through programming bits D2:D0 and bits D6:D3 in Register 10 (A3:A0 = 1010), respectively. An adjustable PA enable delay, relative to the transmitter enable (RXTX low-to-high transition), can be set from 200ns to 7µs through programming bits D13:D10 in Register 10 (A3:A0 = 1010).

Power Detector

The MAX2830 integrates a voltage-peak detector at the PA output and before the switch to provide an analog voltage proportional to PA output power. See the Power Detector over Frequency and Power Detector over Supply Voltage graphs in the *Typical Operating Characteristics*. Set bits D9:D8 = 10 in Register 8 (A3:A0 = 1000) to multiplex the power-detector analog output voltage to the RSSI output (pin 16).

Synthesizer Programming

The MAX2830 integrates a 20-bit sigma-delta fractional-N synthesizer, allowing the device to achieve excellent phase-noise performance (0.9° RMS from 10kHz to 10MHz), fast PLL settling times, and an RF frequency step-size of 20Hz. The synthesizer includes a divide-by-

1 or a divide-by-2 reference frequency divider, an 8-bit integer portion main divider with a divisor range programmable from 64 to 255, and a 20-bit fractional portion main-divider. Bit D2 in Register 5 (A3:A0 = 0101) sets the reference oscillator divider ratio to 1 or 2. Bits D7:D0 in Register 3 (A3:A0 = 0011) set the integer portion of the main divider. The 20-bit fractional portion of the main-divider is split between two registers. The 14 MSBs of the fractional portion are set in Register 4 (A3:A0 = 0100), and the 6 LSBs of the fractional portion of the main divider are set in Register 3 (A3:A0 = 0011). See Tables 12 and 13.

Calculating Integer and Fractional Divider Ratios

The desired integer and fractional divider ratios can be calculated by dividing the RF frequency (f_{RF}) by f_{COMP} . For nominal 802.11g/b operation, a 40MHz reference oscillator is divided by 2 to generate a 20MHz comparison frequency (f_{COMP}). The following method can be used when calculating divider ratios supporting various reference and comparison frequencies:

LO Frequency Divider = f_{RF} / f_{COMP} = 2437MHz / 20MHz = 121.85

Integer Divider = 121 (d) = 0111 1001 (binary)

Fractional Divider = 0.85 x (2²⁰ - 1) = 891289 (decimal) = 1101 1001 1001 1001

See Table 14 for integer and fractional divider ratios for 802.11g/b systems using a 20MHz comparison frequency.

Table 12. Integer Divider Register (A3:A0 = 0011)

BIT	BIT RECOMMENDED DESCRIPTION			
D13:D8	000000	6 LSBs of 20-Bit Fractional Portion of Main Divider		
D7:D0	01111001	8-Bit Integer Portion of Main Divider. Programmable from 64 to 255.		

Table 13. Fractional Divider Register (A3:A0 = 0100)

BIT	RECOMMENDED	DESCRIPTION
D13:D0	11011001100110	14 MSBs of 20-Bit Fractional Portion of Main Divider

Table 14. IEEE 802.11g/b Divider-Ratio Programming Words

			-	
fRF	(fre / fcomp)	INTEGER DIVIDER	FRACTION	AL DIVIDER
(MHz)	(IRF/ICOMP)	A3:A0 = 0011, D7:D0	A3:A0 = 0100, D13:D0	A3:A0 = 0011, D13:D8
2412	120.6	0111 1000b	2666h	1Ah
2417	120.85	0111 1000b	3666h	1Ah
2422	121.1	0111 1001b	0666h	1Ah
2427	121.35	0111 1001b	1666h	1Ah
2432	121.6	0111 1001b	2666h	1Ah
2437	121.85	0111 1001b 3666h		1Ah
2442	122.1	0111 1010b	0666h	1Ah
2447	122.35	0111 1010b	0111 1010b 1666h	
2452	122.6	0111 1010b	2666h	1Ah
2457	122.85	0111 1010b	3666h	1Ah
2462	123.1	0111 1011b	0666h	1Ah
2467	123.35	0111 1011b	1666h	1Ah
2472	123.6	0111 1011b	2666h	1Ah
2484	124.2	0111 1100b	0CCCh	33h

Crystal Oscillator

The crystal oscillator has been optimized to work with low-cost crystals (e.g., Kyocera CX-3225SB). See Figure 2. The crystal oscillator frequency can be fine tuned through bits D6:D0 in Register 14 (A3:A0 = 1110), which control the value of C_{TUNE} from 0.5pF to 15.4pF in 0.12pF steps. See the Crystal-Oscillator Offset Frequency vs. Crystal-Oscillator Tuning Bits graph in the *Typical Operating Characteristics*. The crystal oscillator can be used as a buffer for an external reference frequency source. In this case, the reference signal is AC-coupled to the XTAL pin, and capacitors C1 and C2 are not connected. When used as a buffer, the XTAL input pin has to be AC-coupled. The XTAL pin has an input impedance of $5k\Omega$ II 4pF, (set D6:D0 = 0000000 in Register 14 A3:A0 = 1110).




Figure 2. Crystal Oscillator Schematic

Reference Clock Output Divider/Buffer

The reference oscillator of the MAX2830 has a divider and a buffered output for routing the reference clock to the accompanying baseband IC. Bit D10 in Register 14 (A3:A0 = 1110) sets the buffer divider to divide by 1 or 2, independent of the divide ratio for the reference frequency provided to the PLL. Bit B9 in the same register enables or disables the reference buffer output. See the Clock Output waveform in the *Typical Operating Characteristics*.

Loop Filter

The PLL charge-pump output, CPOUT (pin 24), connects to an external third-order, lowpass RC loop-filter, which in turn connects to the voltage tuning input, TUNE (pin 32), of the VCO, completing the PLL loop. The charge-pump output sink and source current is 1mA, and the VCO tuning gain is 103MHz/V at 0.5V tune voltage and 86MHz/V at 2.2V tune voltage. The RC loop-filter values have been optimized for a loop bandwidth of 150kHz, to achieve the desired Rx/Tx turnaround settling time, while maintaining loop stability and good phase noise. Refer to the MAX2830 EV kit schematic for the recommended loop-filter component values. Keep the line from this pin to the tune input as short as possible to prevent spurious pickup.

Lock-Detector Output

The PLL features a logic lock-detect output. A logic-high indicates the PLL is locked, and a logic-low indicates the PLL is not locked. Bit D5 in Register 5 (A3:A0 = 0101) enables or disables the lock-detect output. Bit

D12 in Register 1 (A3:A0 = 0001) configures the lock-detect output as a CMOS or open-drain output. In open-drain output mode, bit D9 in Register 5 (A3:A0 = 0101) enables or disables an internal $30k\Omega$ pullup resistor from the open-drain output.

Programmable Registers and 3-Wire SPI-Interface

The MAX2830 includes 16 programmable, 18-bit registers. The 14 most significant bits (MSBs) are used for register data. The 4 least significant bits (LSBs) of each register contain the register address. See Table 15 for a summary of the registers and recommended register settings.

Register data is loaded through the 3-wire SPI/MICROWIRETM-compatible serial interface. Data is shifted in MSB first and is framed by \overline{CS} . When \overline{CS} is low, the clock is active, and data is shifted with the rising edge of the clock. When \overline{CS} transitions high, the shift register is latched into the register selected by the contents of the address bits. See Figure 3. Only the last 18 bits shifted into the device are retained in the shift register. No check is made on the number of clock pulses. For programming data words less than 14 bits long, only the required data bits and the address bits need to be shifted, resulting in faster Rx and Tx gain control where only the LSBs need to be programmed.

Table 15. Recommended Register Settings*

DECICTED							DA	ΤA							ADDRESS	TABLE
REGISTER	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	(A3:A0)	IABLE
0	0	0	0	1	1	1	0	1	0	0	0	0	0	0	0000	15
1	0	1	0	0	0	1	1	0	0	1	1	0	1	0	0001	16
2	0	1	0	0	0	0	0	0	0	0	0	0	1	1	0010	17
3	0	0	0	0	0	0	0	1	1	1	1	0	0	1	0011	18
4	1	1	0	1	1	0	0	1	1	0	0	1	1	0	0100	19
5	0	0	0	0	0	0	1	0	1	0	0	1	0	0	0101	20
6	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0110	21
7	0	1	0	0	0	0	0	0	1	0	0	0	1	0	0111	22
8	1	0	0	0	0	0	0	0	1	0	0	0	0	1	1000	23
9	0	0	0	0	1	1	1	0	1	1	0	1	0	1	1001	24
10	0	1	1	1	0	1	1	0	1	0	0	1	0	0	1010	25
11	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1011	26
12	0	0	0	0	0	1	0	1	0	0	0	0	0	0	1100	27
13	0	0	1	1	1	0	1	0	0	1	0	0	1	0	1101	28
14	0	0	0	0	1	1	0	0	1	1	1	0	1	1	1110	29
15	0	0	0	0	0	1	0	1	0	0	0	1	0	1	1111	30

^{*}The power-on register settings are not production tested. Recommended register settings must be loaded after V_{CC} is supplied.




Figure 3. 3-Wire SPI Serial-Interface Timing Diagram

MICROWIRE is a trademark of National Semiconductor Corp.

Table 16. Register 0 (A3:A0 = 0000)

DATA BITS	RECOMMENDED	DESCRIPTION				
D13:D11	000	Set to recommended value.				
D10	1	Fractional-N PLL Mode Enable. Set 1 to enable the fractional-N PLL or set 0 to enable the integer-N PLL.				
D9:D0	1101000000	Set to recommended value.				

Table 17. Register 1 (A3:A0 = 0001)

DATA BITS	RECOMMENDED	DESCRIPTION				
D13	0	Set to recommended value.				
D12	1	Lock-Detector Output Select. Set to 1 for CMOS Output. Set to 0 for open-drain output. Bit D9 in register (A3:A0 = 0101) enables or disables an internal $30k\Omega$ pullup resistor in open-drain output mode.				
D11:D0	000110011010	Set to recommended value.				

Table 18. Register 2 (A3:A0 = 0010)

DATA BITS	RECOMMENDED	DESCRIPTION
D13:D0	01000000000011	Set to recommended value.

This register contains the 8-bit integer portion and 6 LSBs of the fractional portion of the divider ratio of the synthesizer.

Table 19. Register 3 (A3:A0 = 0011)

BIT	RECOMMENDED	DESCRIPTION DESCRIPTION				
D13:D8	00000	6 LSBs of 20-Bit Fractional Portion of Main Divider				
D7:D0	01111001	8-Bit Integer Portion of Main Divider. Programmable from 64 to 255.				

Table 20. Register 4 (A3:A0 = 0100)

BIT	RECOMMENDED	DESCRIPTION
D13:D0	11011001100110	14 MSBs of 20-Bit Fractional Portion of Main Divider

Table 21. Register 5 (A3:A0 = 0101)

BIT	RECOMMENDED	DESCRIPTION			
D13:D10	0000	Set to recommended value.			
D9	0	Lock-Detect Output Internal Pullup Resistor Enable. Set to 1 to enable internal $30k\Omega$ pullup resistor or set to 0 to disable the resistor. Only available when lock-detect, open-drain output is selected (A3:A0 = 0001, D12 = 1).			
D8:D6	010	Set to recommended value.			
D5 Lock-Detect Output Enable. Set to 1 to enable the lock-detect output or se output. The output is high impedance when disabled.		Lock-Detect Output Enable. Set to 1 to enable the lock-detect output or set to 0 to disable the output. The output is high impedance when disabled.			
D4:D3	00	Set to recommended value.			
D2	1	Reference Frequency Divider Ratio to PLL. Set to 0 to divide by 1. Set to 1 to divide by 2.			
D1:D0	00	Set to recommended value.			

Table 22. Register 6 (A3:A0 = 0110)

DATA BIT	RECOMMENDED	DESCRIPTION				
D13	0	Set to recommended value.				
D12:D11	00	Tx I/Q Calibration LO Leakage and Sideband Detector Gain-Control Bits. D12:D11 = 00: 9dB; 01 19dB; 10: 29dB; 11: 39dB.				
D10:D7	0000	Set to recommended value.				
D6	1	Power-Detector Enable in Tx Mode. Set to 1 to enable the power detector or set to 0 to disable the detector.				
D5:D2	1000	Set to recommended value.				
D1	0	Tx Calibration Mode. Set to 1 to place the device in Tx calibration mode or 0 to place the device in normal Tx mode when RXTX is set to 1 (see Table 32).				
		Rx Calibration Mode. Set to 1 to place the device in Rx calibration mode or 0 to place the device in normal Rx mode when RXTX is set to 0 (see Table 32).				

Table 23. Register 7 (A3:A0 = 0111)

BIT	RECOMMENDED	DESCRIPTION					
D13:D12	01	Receiver Highpass Corner Frequency Setting for RXHP = 0. Set to 00 for 100Hz, X1 for $4kHz$, and 10 for $30kHz$.					
D11:D6	000000	Set to recommended value.					
D5:D3	Transmitter Lowpass Filter Corner Frequency Fine Adjustment (Relative to Coarse See Table 9. Bits D1:D0 in A3:A0 = 1000 provide the lowpass filter corner coarse						
172.170 1 (110) 1		Receiver Lowpass Filter Corner Frequency Fine Adjustment (Relative to Coarse Setting). See Table 6. Bits D1:D0 in A3:A0 = 1000 provide the lowpass filter corner coarse adjustment.					

Table 24. Register 8 (A3:A0 = 1000)

BIT	RECOMMENDED	DESCRIPTION					
D13	1	Set to recommended value.					
D12	0	Enable Receiver Gain Programming Through the Serial Interface. Set to 1 to enable programming through the 3-wire serial interface (D6:D0 in Register A3:A0 = 1011). Set to 0 to enable programming in parallel through external digital pins (B7:B1).					
D11	0	Set to recommended value.					
D10	0	RSSI Operating Mode. Set to 1 to enable RSSI output independent of RXHP. Set to 0 to disable RSSI output if RXHP = 0, and enable the RSSI output if RXHP = 1.					
D9:D8	00	RSSI, Power Detector, or Temperature Sensor Output Select. Set to 00 to enable the RSSI output in receive mode. Set to 01 to enable the temperature sensor output in receive and transmit modes. Set to 10 to enable the power-detector output in transmit mode. See Table 7.					
D7:D2	001000	Set to recommended value.					
D1:D0	01	Receiver and Transmitter Lowpass Filter Corner Frequency Coarse Adjustment. See Tables 4 and 7.					

Table 25. Register 9 (A3:A0 = 1001)

BIT	RECOMMENDED	MENDED DESCRIPTION						
D13:D11	000	Set to recommended value.						
D10	0	Enable Transmitter Gain Programming Through the Serial or Parallel Interface. Set to 1 to enable programming through the 3-wire serial interface (D5:D0 in Register A3:A0 = 1011). Set to 0 to enable programming in parallel through external digital pins (B6:B1).						
D9:D0	D0 1110110101 Set to recommended value.							

Table 26. Register 10 (A3:A0 = 1010)

BIT	RECOMMENDED	DESCRIPTION					
D13:D10	0111	Power-Amplifier Enable Delay. Sets a delay between RXTX low-to-high transition and internal PA enable. Programmable in $0.5\mu s$ steps. $D13:D10 = 0001$ ($0.2\mu s$) and $D13:D10 = 1111$ ($7\mu s$).					
D9:D7	011 Set to recommended value.						
D6:D3	0100 Second-Stage Power-Amplifier Bias Current Adjustment. Set to XXXX for 802						
D2:D0	100 First-Stage Power-Amplifier Bias Current Adjustment. Set to XXX for 802.11g/b.						

Table 27. Register 11 (A3:A0 = 1011)

BIT	RECOMMENDED	DESCRIPTION					
D13:D7	0000000	Set to recommended value.					
D6:D5	11	LNA Gain Control. Set to 11 for high-gain mode. Set to 10 for medium-gain mode, reducing LNA gain by 16dB. Set to 0X for low-gain mode, reducing LNA gain by 33dB.					
D4:D0	11111	Receiver VGA Control. Set D4:D0 = 00000 for minimum gain and D4:D0 = 11111 for maximum gain.					

Table 28. Register 12 (A3:A0 = 1100)

BIT	RECOMMENDED	DESCRIPTION					
D13:D6	00000101	Set to recommended value.					
D5:D0	000000	Transmitter VGA Gain Control. Set D5:D0 = 000000 for minimum gain, and set D5:D0 = 111111 for maximum gain.					

Table 29. Register 13 (A3:A0 = 1101)

BIT	RECOMMENDED	DESCRIPTION					
D13:D10	0011	Set to recommended value.					
D9:D6	1010	Set to recommended value.					
D5:D0	010010	Set to recommended value.					

Table 30. Register 14 (A3:A0 = 1110)

BIT	RECOMMENDED	DESCRIPTION					
D13:D11	000	Set to recommended value.					
D10	0	Reference Clock Output Divider Ratio. Set 1 to divide by 2 or set 0 to divide by 1.					
D9	1	Reference Clock Output Enable. Set 1 to enable the reference clock output or set 0 to disable.					
D8:D7	10	Set to recommended value.					
D6:D0	XXXXXXX	Crystal-Oscillator Fine Tune. Tunes crystal oscillator over ±20ppm to within ±1ppm.					

X = Don't care.

Table 31. Register 15 (A3:A0 = 1111)

BIT	RECOMMENDED	DESCRIPTION					
D13:D12	D12 00 Set to recommended value.						
D11:D10	00	Receiver I/Q Output Common-Mode Voltage Adjustment. Set D11:D10 = 00: 1.2V, 01: 1.3V, 10: 1.4V, 11: 1.5V.					
D9:D0 0101000101 Set to recommended value.							

Table 32. Operating Mode Table

rabio oz. oporating modo rabio							
MODE	LOGIC PINS		REGISTER SETTINGS	CIRCUIT BLOCK STATES			
	SHDN	RXTX	D1:D0 (A3:A0 = 0110)	Rx PATH	Тх РАТН	PLL, VCO, LO GEN, AUTOTUNER	CALIBRATION SECTIONS ON
Shutdown	0	0	00	Off	Off	Off	None
Standby	0	1	00	Off	Off	On	None
Rx	1	0	X0	On	Off	On	None
Tx	1	1	0X	Off	On	On	None
Rx Calibration	1	0	X1	On (except LNA)	Upconverters	On	Cal tone, RF phase shift, Tx filter
Tx Calibration	1	1	1X	Off	On (except PA driver and PA)	On	AM detector, Rx I/Q buffers

X = Don't care.

Note: See Table 1 for Rx/Tx and antenna diversity operating mode.

Modes of Operation

The modes of operation for the MAX2830 are shutdown, standby, transmit, receive, transmitter calibration, and receiver calibration. See Table 32 for a summary of the modes of operation. The logic-input pins, SHDN (pin 12) and RXTX (pin 48), control the various modes.

Shutdown Mode

The MAX2830 features a low-power shutdown mode that disables all circuit blocks, except the serial-interface and internal registers, allowing the registers to be loaded and values maintained, as long as V_{CC} is applied. Set \overline{SHDN} and RXTX logic-low to place the device in shutdown mode.

Standby Mode

The standby mode is used to enable the frequency synthesizer block while the rest of the device is powered down. In this mode, the PLL, VCO, and LO generators are on, so that Tx or Rx modes can be quickly enabled from this mode. Set SHDN to a logic-low and RXTX to a logic-high to place the device in standby mode.

30 ______ /VIXI/VI

Receive (Rx) Mode

The complete receive signal path is enabled in this mode. Set \$\overline{S}HDN\$ to logic-high and RXTX to logic-low to place the device in Rx mode.

Transmit (Tx) Mode

The complete transmitter signal path is enabled in this mode. Set SHDN and RXTX to logic-high to place the device in Tx mode.

Rx/Tx Calibration Mode

The MAX2830 features Rx/Tx calibration modes to detect I/Q imbalances and transmit LO leakage. In the Tx calibration mode, all Tx circuit blocks, except the PA driver and external PA, are powered on and active. The AM detector and receiver I and Q channel buffers are also on, along with multiplexers in the receiver side to route this AM detector's signal. In this mode, the LO leakage calibration is done only for the LO leakage signal that is present at the center frequency of the channel (i.e., in the middle of the OFDM or QPSK spectrum). The LO leakage calibration includes the effect of all DC offsets in the entire baseband paths of the I/Q modulator and direct leakage of the LO to the I/Q modulator output.

The LO leakage and sideband detector output are taken at the receiver I and Q channel outputs during this calibration phase.

During Tx LO leakage and I/Q imbalance calibration, a sine and cosine signal ($f = f_{TONE}$) is input to the baseband I/Q Tx pins from the baseband IC. At the LO leakage and sideband-detector output, the LO leakage corresponds to the signal at f_{TONE} and the sideband suppression corresponds to the signal at 2 x f_{TONE} . The output power of these signals vary 1dB for 1dB of variation in the LO leakage and sideband suppression. To calibrate the Tx path, first set the power-detector gain to 9dB using D12:D11 in Register 6 (see Table 22).

Adjust the DC offset of the baseband inputs to minimize the signal at f_{TONE} (LO leakage). Then, adjust the baseband input relative magnitude and phase offsets to reduce the signal at 2 x f_{TONE} .

In Rx calibration mode, the calibrated Tx RF signal is internally routed to the Rx inputs. In this mode, the VCO/LO generator/PLL blocks are powered on and active except for the low-noise amplifier (LNA).

Applications Information

Layout Issues

The MAX2830 EV kit can be used as a starting point for layout. For best performance, take into consideration grounding and RF, baseband, and power-supply routing. Make connections from vias to the ground plane as short as possible. Do not connect the device ground pin to the exposed paddle ground. Keep the buffered clock output trace as short as possible. Do not share the trace with the RF input layer, especially on or interlayer or back side of the board. On the high-impedance ports, keep traces short to minimize shunt capacitance. EV kit Gerber files can be requested at www.maxim-ic.com.

Power-Supply Layout

To minimize coupling between different sections of the IC, a star power-supply routing configuration with a large decoupling capacitor at a central V_{CC} node is recommended. The V_{CC} traces branch out from this node, each going to a separate V_{CC} node in the circuit. Place a bypass capacitor as close as possible to each supply pin. This arrangement provides local decoupling at each V_{CC} pin. Use at least one via per bypass capacitor for a low-inductance ground connection. Do not share the capacitor ground vias with any other branch and the exposed paddle ground.




Figure 4. Timing Diagram

Pin Configuration

TOP VIEW RXBBQ+ V_{CCLNA} RXBBQ-GNDRXLNA В6 34 B4 ANT1+ BYPASS ANT1-32 TUNE MIXIM B7 GNDVCO MAX2830 V_{CCPA} Vccvco В3 CTUNE ANT2+ 28 XTAL ANT2-27 VCCXTAL В2 26 GNDCP SHDN 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 SCLK *EXPOSED PADDLE THIN QFN

Chip Information

PROCESS: BICMOS

_Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
48 TQFN-EP	T4877+4	<u>21-0144</u>

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/07	Initial release	_
1	7/09	Corrected Table 12	24

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.