

# Computational Structure - Cheatsheet - W3-W5

## Week 8

### CPU Design Tradeoffs

1. Maximum Performance
2. Minimum Cost
3. Best Performance - MIPS =  $\frac{\text{ClockFrequency}(MHz)}{\text{clocksperinstruction}}$

Instruction classes -  
OP,OPC,MEM,Transfer of Control

### Multi-Port Register Files

1. 2 combinational Read ports
2. 1 clocked Write port - Write Address,Write Data,Write Enable

### Exception

Bad Opcode

$\text{Reg}[XP] \leftarrow PC + 4$ ,  $PC \leftarrow \text{illOp}$   
Other

$\text{Reg}[XP] \leftarrow PC + 4$ ,  $PC \leftarrow \text{Xadr}$

1. Illegal OPCODE in instruction word
2. Reference to non-existent memory
3. Divide by 0

### Extending Beta

#### LDX(R0,R1,R2)

$\text{ADD}(R1,R0,R0)$ ,  $\text{LD}(R0,0,R2)$   
 $\text{Reg}[Rc] \leftarrow \text{Mem}[\text{Reg}[Ra] + \text{Reg}[Rb]]$

#### STX(R0,R1,R2)

$\text{ADD}(R1,R0,R0)$ ,  $\text{ST}(R2,0,R0)$   
 $\text{Mem}[\text{Reg}[Ra] + \text{Reg}[Rb]] \leftarrow \text{Reg}[Rc]$   
Must amend data path and register file!  
Register file needs another RA/RD port. RA2SEL mux can be removed.

- 1.

## Week 9

## Memory Hierarchy

From fastest and most expensive:  
Cache,SRAM,DRAM, Hard disk  
Both SRAM and DRAM are volatile storage

### SRAM

Static RAM

1. 6 transistors and amp sense in each cell with 2 bit line
2. Value stays the same if word line is 0
3. Store a bit

### DRAM

1. 1 transistors and a capacitor
2. A lot cheaper as lesser mosfet used
3. Store a bit

4. Capacitor is leaky, it has to be refreshed frequently, causing it to be significantly slower.

### Disk

SSD/HDD

Non volatile storage (Can store information even after power source is cut)

## The Cache Idea

1. Look for requested info in cache
2. If found, it's a hit. Else, go to physical memory and subsequently disk.

### Locality of references

Reference to memory location X at time t implies that reference to X + change(X) at t + change(t) becomes more probable as change(X);change(t) approaches zero.

## Type of Cache

### Fully Associative Cache(FA)

Pros: Parallel Lookup and Flexible,address can be stored on any cache line  
Cons: Needs many Bool operator(1 for each cache line). Also need a replacement strategy.

1. TAG contains the all bits of address A
2. DATA contains all bits of content at A:  $\text{Mem}[A]$
3. Expensive, made up of SRAMS and other hardwares (comparator circuit at each row)
4. PARALLEL lookup, hence making it fast
5. Flexible because memory address + content can be stored on any TAG-DATA row.
6. However, one needs replacement strategy to decide which of the cache line to write to when cache is full

### Direct mapping Cache(DM)

Pros: Cheaper as only 1 Bool operator , No need replacement strategy  
Cons: Contention -

1. TAG contains T-upper bits of address A
2. DATA contains all bits of content at A:  $\text{Mem}[A]$ . The lower K-bits of A decides which 'row' of DM cache we are looking for. A unique combination of K-bits of A is mapped to exactly

- one of the rows of DM cache, hence making it inflexible.
3. Although it is also made of SRAMS, it is cheaper than FA caches because it is made up of less hardware (only one comparator circuit per DM cache)
  4. No parallelism, but fast mapping between address and cache line index
  5. Hence, DM cache suffers contention (collision problem) in mapping, two different addresses can be mapped to the same location when the K-lower bits are the same. K-lower bits selected due to locality of reference, but does not completely eliminate contention.

### Cache Design Issues

- Associativity : how many different address can be stored in the cache
- Replacement strategy
- Block size
- Write strategy

### N-way set associative cache

1. if  $N = 1$ , it is a DM cache.
2. if  $k = 1$ , it is a FA cache
3. Same Column  $\implies$  same cache line
4. k lower bits determines the set in which it will be in.

### Replacement Strategy

1. Least Recently Used: overhead is  $O(N \log_2 N)$
2. FIFO:  $O(\log_2 N)$  bits/set
3. Random - uses psedu random generator to get reproducible behavior

### Block Size

Blocks of  $2^B$  words per row,

### Special Bits

#### Valid Bit

The valid bit indicates that the particular cache row (also called cache line, but it is a different graphical representation from 'cache line' in the N-way set associative cache) contains data from memory and not empty or redundant value. We only check cache lines with valid bit = 1.

### Dirty Bit

The dirty bit is set to 1 iff the CPU writes to cache and it hasn't been stored to the memory (memory is outdated).

### LRU

The LRU bit is present in each cache line (for FA), and each cache set-cacheline cell (for NW), regardless of the block size because R/W with block size more than 1 is always done in parallel.

## Cache Writes

### Write-through


CPU writes are done in the cache first by setting TAG = Addr, and Data = new Mem[Addr] in an available cache line, but also written to the main memory immediately. This stalls the CPU until write to memory is complete, but memory always holds the "truth"

### Write-behind

Write to the main memory is buffered or pipelined. CPU keeps executing next instructions while writes are completed (in order) in the background.

### Write-back

Not immediately written to the main memory. Memory contents can be "stale". Typically CPU will write to the main memory only if the data in cache line needs to be replaced and that this data has been changed or is new. This requires the dirty bit in the cache.





bit line

word line

capacitor explicitly stores the charge (bit)



V Ref

The diagram illustrates a 3-bit tag array structure. An 'Incoming Address' is fed into three comparators, each consisting of an equals sign in a circle. Each comparator compares the incoming address with a 'TAG' value. If a match is found, the 'Data' from the corresponding cache line is sent to the 'Data Out'. If no matches are found, the 'Data Out' is set to 'Invalid' (HI). The 'Data Out' is also labeled 'Data Out'.



	OP	OPC	LD	ST	JMP	BEQ	BNE	LDR	ILop	IRQ
ALUFN	F(op)	F(op)	+	+	:	:	:	"A"	:	:
WERF	1	1	1	0	1	1	1	1	1	1
BSEL	0	1	1	1	:	:	:	1	1	1
WDSEL	1	1	2	:	0	0	0	2	0	0
WR	0	0	0	1	0	0	0	0	0	0
RA2SEL	0	:	:	1	:	:	:	1	1	1
PCSEL	0	0	0	0	2	Z ? 1 : 0	Z ? 0 : 1	0	3	4
ASEL	0	0	0	0	0	0	0	1	1	1
WASEL	0	0	0	:	0	:	:	0	1	1

- | Hex  | Binary              | Octal  | Decimal |
|------|---------------------|--------|---------|
| 0    | 0                   | 0      | 0       |
| 1    | 1                   | 1      | 1       |
| 2    | 10                  | 2      | 2       |
| 3    | 11                  | 3      | 3       |
| 4    | 100                 | 4      | 4       |
| 5    | 101                 | 5      | 5       |
| 6    | 110                 | 6      | 6       |
| 7    | 111                 | 7      | 7       |
| 8    | 1000                | 10     | 8       |
| 9    | 1001                | 11     | 9       |
| A    | 1010                | 12     | 10      |
| B    | 1011                | 13     | 11      |
| C    | 1100                | 14     | 12      |
| D    | 1101                | 15     | 13      |
| E    | 1110                | 16     | 14      |
| F    | 1111                | 17     | 15      |
| 10   | 1 0000              | 20     | 16      |
| 11   | 1 0001              | 21     | 17      |
| 24   | 10 0100             | 44     | 36      |
| 5E   | 101 1110            | 136    | 94      |
| 100  | 1 0000 0000         | 400    | 256     |
| 3E8  | 11 1110 1000        | 1750   | 1000    |
| 1000 | 1 0000 0000 0000    | 10000  | 4096    |
| FACE | 1111 1010 1100 1110 | 175316 | 64206   |



## Control logic.