Information

information \propto uncertainty $\propto \frac{1}{n}$

Layman:If event bound to happen, then event happening does not give any information

 $I(X) = \log_2 \frac{1}{p_i}$

 $I(X)_{N\to M} = \log_2 \frac{N}{M}$ bits , where N number of equally probably choice with M possible choices

2's complement

-Inverse, Add 1 to binary

Number Range

Given X bits

-Signed bit : -2^{x-1} to $2^{x-1} - 1$

-Unsigned bit : $0 \text{ to } 2^x - 1$ -We can encode 2X choices, or random variables

CMOS Recipe

Only use NFETs in pulldown circuits and PFETs in pullup circuits – PO-N1 - PFETs conducts when 0, NFETs when 1 – AB is parallel in PD, but series in PU. – Ensure no direct connection from VDD to GND


Combinational Device

- 1. Inputs Outputs
- 3. Functional specification that details the output for each
- input
 4. The propagation time to get a valid output given a valid input

Static Discipline

If a system is given a valid input, then it guarantees that it will give a valid output.

VTC



- 1. Gain > 1 (Because of static discipline)
- Non-Linear Gain

Noise Margin

 V_{ol} or V_{oh} is the voltage that your system outputs

 V_{ih} or V_{ih} is the voltage that your system receive as input from another

The MOSFET

- 1. The side with the higher potential is drain, the one with
- the lower potential is source. The p-type: majority care holes (impurities), bulk is
- connected to VDD

 3. The n-type: majority are electrons, bulk is connected to GND

 4. P0N1 (ON)


Timings

- 1. The Propagation Delay t_{pd} the time delay from valid input to valid output. The effective tpd of an entire circuit is the maximum cumulative propagation delay over all
- paths from inputs to outputs. The Contamination Delay t_{cd} the time delay from invalid input to invalid output. The effective tcd of an entire circuit is the minimum cumulative contamination delay over all paths from inputs to outputs.

Logic Synthesis

Universal:can implement any boolean function.

NANDs and NORs are universal:



BOOLEAN ALGEBRAS OR rules: a+1=1, a+0=a, a+a=aAND rules: a1 = a, a0 = 0, aa = aa+b=b+a, ab=baCommutative Associative: (a + b) + c = a + (b + c), (ab)c = a(bc)Distributive a(b+c) = ab + ac, a + bc = (a+b)(a+c) $a + \overline{a} = 1$, $a\overline{a} = 0$ Complements: Absorption: a+ab=a, $a+\overline{a}b=a+b$ a(a+b)=a, a(a+b)=abReduction: $ab+\overline{a}b=b$, $(a+b)(\overline{a}+b)=b$ DeMorgan's Law: $\overline{a}+\overline{b}=\overline{ab}$, $\overline{a}\overline{b}=\overline{a+b}$

Karnaugh Map

- 1. "1" cells, No diagonal grouping, Cells can overlap.
- 2. The top/bottom and left/right edges of map are continuous

Multiplexer (MUX)

It is made up of logic gates (INV, AND, and OR, or NANDs).

- Muxes are universal.
- ullet 2^k data inputs, k bits select inputs, and only can have 1 output
- Three components: the inputs, the selector signal(s), and the

Decoder

- 1. A Decoder is the opposite of Mux
- It has k select inputs, and 2^k
- possible data outputs The selected output i is HIGH (1), and the rest of the $2^k - 1$ data output is LOW (0).

Read-Only-Memories (ROM)

1. For an N-input boolean function, the size of ROM is roughly 2^N X number of outputs. FA: $2^3 * 2 = 16$

The Dynamic Discipline

The input to a synchronous sequential circuit must be stable during the aperture (setup and hold) time around the clock edge. The dynamic discipline states that

- 1. $T_{setup} = 2t_{pd}$
- 2. $T_{hold} = t_{pd}$
- 1. T_{setup} = the minimum amount of time that the voltage on wire D needs to be stable before the clock edge changes from 0 to 1.
- Thold = the minimum amount of time that the voltage on wire D needs to be stable after the clock edge changes from 0
- 3. t_{pd} is the propagation delay of the D-latch


Flip-Flop

Created by putting 2 D-latches in

- There is an inverter on the G input on the master flip flop
- When CLK signal is 0, the G wire of master latch receive a 1 while slave flip flop receive a 0 Master latch: Write mode Slave latch: Read mode
- 3. Vice-versa when CLk signal is

4. 1 D-Latch is on write mode why 1 D-latch is on memory

Flip Flop Waveforms



Note that output wire Q only changes when CLK rises from 0 to 1

Timing Constraint

- 1. t_{CD} of a D-latch is the time taken for invalid CLK input to produce an invalid output on
- 2. T_{PD} of a D-latch is the time taken for valid CLK input to produce a valid output on wire

Sequential Logic Timing Constraint $t_1 = t_{CD,R1} + t_{CD,1} > t_{HOLD,R2}$ $t_2 = t_{PD,R1} + t_{PD,1} <$ $t_{CLK} - t_{SETUP,R2}$

Metastable State

Properties

- 1. It corresponds to an invalid logic level
- 2. Unstable equilibrium which will settle to valid 0 or 1 eventually
- Settling can be arbitraily long All bistable system exhibits at
- least 1 metastable state Cannot be avoided but can be

Clock Skew

 $t_1 = t_{CD,R1} + t_{CD,R1} > \\$ $t_{HOLD,R2} + t_{skew}$ $t_2 = t_{PD,R1} + t_{PD,CL1} <$ $t_{CLK} - t_{SETUP,R2} + t_{skew}$

Programmable Machines

Finate State Machine: Enumeration

FSM with i inputs, o outputs, s

- Truth table has 2^{i+s} rows
- with (o + s) columns each

 2. $2^{(o+s)}2^{i+s}$ max state

 3. Limitation: cannot solve problems with arbitrarily many states

MOORE MEALY

Moore: output drawn on states and depends only on state. Arcs leaving must be mutually exclusive and colletively exhaustive

Turing Machines Turing Machine Specification 1. Doubly-infinite tape

- Discrete symbol positions
- Finite alphabet Control FSM
- Inputs Current Symbol Outputs - Write 0/1, move Left/Right
- 5. Start State, Halt State Properties
 - Can be used to compute integer functions of form $y = T_k[x]$ 2. Where k: FSM index, x: input
 - tape configuration, y: output tape configuration. *Not all integer functions can be computed with Turing

- 3. Computable functions : f(x) computable $\Leftrightarrow \exists k : \forall x :$ $f(x) = T_k[x] = f_k(x)$
- 4. Church-Turing Hypothesis states that any computable function is computable by a TM

Universal Functions and Universality

Universal function: $U(k, j) = T_k(j)$ U is comptable by a Turing Machine → k encodes a 'program'
 → j encodes the input data to be $\rightarrow T_u$ interprets program

Von Neumann Model

4 components

- 1. CPU contains several
- registers as well as logic

 Memory = storage of N words
 with W bits, where W is a
 fixed architerctural paramter, and N can be expanded to
- meet needs Input/Output
- 4. Connection Bus

Week 5 Machine Language and Compilers

Compiler

- Complier translate high-level language into low-level assembler machine language
- Done before execution and slows program development Decisions made during compile

time, before execution Interpreter

- Computes exact instructions Done after execution and slows
- down program execution Decisions made during run time, after execution

Week 8 CPU Design Tradeoffs

- Maximum Performance Minimum Cost
- Best Performance MIPS = $\frac{ClockFrequency(MHz)}{clocksperinstruction}$

Instruction classes -OP,OPC,MEM,Transfer of Control

Multi-Port Register Files

2 combinational Read ports 1 clocked Write port - Write Address, Write Data, Write Enable

Exception

Bad Opcode $Reg[XP] \leftarrow PC + 4$, $PC \leftarrow illOp$ $Reg[XP] \leftarrow PC + 4$, $PC \leftarrow Xadr$

Extending Beta LDX(R0,R1,R2)

ADD(R1,R0,R0), LD(R0,0,R2) $Reg[Rc] \leftarrow Mem[Reg[Ra] + Reg[Rb]$

STX(R0,R1,R2)

ADD(R1,R0,R0), ST(R2,0,R0) $Mem[Reg[Ra] + Reg[Rb]] \leftarrow$ Reg[Rc]

Must amend data path and register file! Register file needs another RA/RD port. RA2SEL mux can be removed

Week 9 Memory Hierarchy

From fastest and most expensive: Cache,SRAM,DRAM, Hard desk Both SRAM and DRAM are volatile storage

\mathbf{SRAM}

- Static RAM
 - 1. 6 transitors and amp sense in each cell with 2 bit line
 - 2. Value stays the same if word line is 0 3. Store a bit

DRAM

- 1. 1 transitors ,a capacitor and
- store a bit
 2. A lot cheaper but significantly

Disk

SSD/HDD

Non volatile storage (Can store information even after power source is cut)

The Cache Idea

- 1. Look for requested info in
- 2. If found, it's a hit. Else, go to physical memory and subsequently disk.

Locality of references

Reference to memory location X at time t implies that reference to X + change(X) at t +change(t) becomes more probable as

change(X); change(t) approaches zero.

Type of Cache Fully Associative Cache(FA)

Pros: Parallel Lookup and Flexible, address can be stored on any

Cons: Needs many Bool operator(1 for each cache line). Also need a replacement strategy.

- 1. TAG contains the all bits of address A
 2. DATA contains all bits of
- content at A: Mem[A] 3. Expensive, made up of SRAMS and other hardwares (comparator circuit at each
- 4. PARALLEL lookup, hence
- making it fast
 5. Flexible because memory
- address + content can be stored on any TAG-DATA row. Need replacement strategy

Direct mapping Cache(DM)

Pros: Cheaper as only 1 Bool operator, No need replacement

- strategy Cons: Contention -1. TAG contains T-upper bits of
 - address A 2. DATA contains all bits of content at A: Mem[A]. Lower K-bits of A decides row of DM
 - Cache. Mapped to exactly one of the rows of DM cache.
 Also made of SRAMS but cheaper than FA cache(only one comparator circuit per
 - DM cache) 4. No parallelism, but fast mapping between address and
 - cache line index Suffers contention, two different addresses can be mapped to the same location when the K-lower bits are the same. K-lower bits selected due to locality of reference, but does not completely

eliminate contention. Cache Design Issues

- Associativity: how many different address can be stored
- in the cache
 Replacement strategy
- Block size

• Write strategy N-way set associative cache

- 1. if N = 1, it is a DM cache. 2. if k = 1, it is a FA cache
- Same Column ⇒ same cache line
 4. k lower bits determines the set

in which it will be in.

- Replacement Strategy 1. Least Recently Used: overhead is $O(Nlog_2 N)$
 - 2. FIFO: $O(log_2N)$ bits/set 3. Random - uses psedu random

generator to get reproducible behavior

Blocks of 2^B words per row, Special Bits Valid Bit

The valid bit indicates that the particular cache row (also called cache line, but it is a different graphical representation from 'cache line' in the N-way set associative cache) contains data from memory and not empty or redundant value. We only check cache lines with valid bit = 1.

Dirty Bit

Block Size

The dirty bit is set to 1 iff the CPU writes to cache and it hasn't been stored to the memory (memory is outdated).

LRU

The LRU bit is present in each cache line (for FA), and each cache set-cacheline cell (for NW), regardless of the block size because R/W with block size more than 1 is always done in parallel.

Cache Writes Write-through

CPU writes are done in the cache first by setting TAG = Addr, and Data = new Mem[Addr] in an available cache line, but also written to the main memory immediately. This stalls the CPU until write to memory is complete, but memory always holds the "truth"

Write-behind

Write to the main memory is buffered or pipelined. CPU keeps executing next instructions while writes are completed (in order) in the

background.

Write-back Not immediately written to the main memory. Memory contents can be "stale". Typically CPU will write to the main memory only if the data in cache line needs to be replaced and that this data has been changed or is new. This requires the dirty bit in

the cache.

- MMU Details
 - 1. 2^{v+p} bytes of VM 2. 2^{m+p} bytes of actual memory
 - 3. $(m + 2)^{2}$ bits in MMU Pagetable

4. 2^p bytes per page


Page-Map Design Residence Bit - if R is 1, data is in RAM Dirty Bit: if D is 1, data has to be written to Disk before removed from

TLBCache to pagetable for mapping certain VPN to PPN. Locality of reference in address memory

reference patterns.

Cache with VM Each cache line stores a single data (not pages) and the address of each


Hex	Binary	Octal	Decimal
0	0	0	0
1	1	1	1
2	10	2	2
3	11	3	3
4	100	4	4
5	101	5	5
6	110	6	6
7	111	7	7
8	1000	10	8
9	1001	11	9
Α	1010	12	10
В	1011	13	11
С	1100	14	12
D	1101	15	13
Е	1110	16	14
F	1111	17	15
10	1 0000	20	16
11	1 0001	21	17
24	10 0100	44	36
5E	101 1110	136	94
100	1 0000 0000	400	256
3E8	11 1110 1000	1750	1000
1000	1 0000 0000 0000	10000	4096
FACE	1111 1010 1100 1110	175316	64206



MOSFETs (metal-oxide-semiconductor field-effect transistors) are fourterminal voltage-controlled switches. Current flows between the diffusion terminals if the voltage on the gate terminal is large enough to create a conducting "channel", otherwise the mosfet is off and the diffusion terminals are not connected.


AB C	D 00	01	11	10
00	V. B. C. D.	A' B' C' D	A' B' C D	A' B' C D'
01	A' B C' D'	A, B C, D	7 A' B C D	A, B C D,
11	A B C' D'	13 A B C' D	15 A B C D	A B C D'
10	A B, C, D,	A B' C' D	11 A B' C D	10 A B' C D'

Read-only memories (ROMs)



Logic Gates


Name	N	от	AND AB		NAND AB			OR A+B			NOR A+B			XOR A⊕B			XNOR A B			
Alg. Expr.		Ā																		
Symbol	<u>~</u>		A					⊅			→						⊅ >-			
Truth	A	x	В	A	x	В	Á	X	В	A		В		X	В	A	x	В	A	
Table	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1
	1	0	0	1	0	0	1	1	0	1	1	0	1	0	0	1	1	0	1	0
			1	0	0	1	0	1	1	0	1	1	0	0	1	0	1	1	0	0
			1	1	1	1	1	0	1	1	1	1	1	0	1	1	0	1	1	1





operations
Macro
BEQ(Ra, label)
BF(Ra, label)
BNE(Ra, label)
BT(Ra, label)
BR(label, Rc)
BR(label)
JMP(Ra)
LD(label, Rc)
ST(Rc, label)
MOVE(Ra, Rc)
CMOVE(c, Rc)
PUSH(Ra)
POP(Rc)
ALLOCATE(k)

Definition BEQ(Ra, label, R31) BF(Ra, label, R31) BNE(Ra, label, R31) BT(Ra, label, R31) BEQ(R31, label, Rc) BR(label, R31) JMP(Ra, R31) LD(R31, label, Rc) ST(Rc, label, R31) ADD(Ra, R31, Rc) ADDC(R31, c, Rc) ADDC(SP, 4, SP), then ST(Ra, -4, SP) LD(SP, -4, Rc), then SUBC(SP, 4, SP) ADDC(SP, 4*k, SP) DEALLOCATE(k) SUBC(SP, 4*k, SP)


Interpreter	Compiler
Translates program one statement at a time.	Scans the entire program and translates it as a whole into machine code.
It takes less amount of time to analyze the source code but the overall execution time is slower.	It takes large amount of time to analyze the source code but the overall execution time is comparatively faster.
No intermediate object code is generated, hence are memory efficient.	Generates intermediate object code which further requires linking, hence requires mor memory.
Continues translating the program until the first error is met, in which case it stops. Hence debugging is easy.	It generates the error message only after scanning the whole program. Hence debugging is comparatively hard.
Programming language like Python, Ruby use interpreters.	Programming language like C, C++ use compilers.











DRAM CELL












PO bits adds in the offset to get into a specific entry



CASE 1: CACHE BEFORE MMU

CASE 2: CACHE APTER MMU

Cache stores VA+ Data

MMU

CPU

CPU

DRAM

DISK


DRAM

MMU

CACHE

Oache store PA+ Data

VIRTUAL ADDRESS: (v+p) bits



PHYSICAL ADDRESS: (m + p) bits

