Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved. ______ _____ | Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024 : Fri Mar 21 00:48:25 2025 | Date : LAPTOP-Q306V45S running 64-bit major release (build 9200) | Host : report utilization -file microprocessor1 utilization synth.rpt -pb | Command microprocessor1 utilization synth.pb | Design : microprocessor1 | Device : xc7a200tfbg676-2 | Speed File : -2 | Design State : Synthesized ______ ______ Utilization Design Information Table of Contents ______ 1. Slice Logic 1.1 Summary of Registers by Type 2. Memory 3. DSP 4. IO and GT Specific 5. Clocking 6. Specific Feature 7. Primitives 8. Black Boxes

9. Instantiated Netlists

1. Slice Logic

L						
Site Type	1	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*		574	0	0	134600	0.43
LUT as Logic		526	0	0	134600	0.39
LUT as Memory		48	0	0	46200	0.10
LUT as Distributed RAM		48	0		1	
LUT as Shift Register		0	0		1	
Slice Registers		413	0	0	269200	0.15
Register as Flip Flop		413	0	0	269200	0.15
Register as Latch		0	0	0	269200	0.00
F7 Muxes	1	0	0	0	67300	0.00

F8 Muxes		0	0	0	33650 0.00	
+	+	+				-+

* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

Warning! LUT value is adjusted to account for LUT combining.

Warning! For any ECO changes, please run place_design if there are unplaced instances

1.1 Summary of Registers by Type

	Total	Clock Enable	Synchronous	Asynchronous
 	0	+ 	- 	-
1	0	_ 	-	Set
	0	_ 	-	Reset
	0	_	Set	-
	0	_	Reset	-
	0	Yes	-	-
	0	Yes	-	Set
1	413	Yes	-	Reset
1	0	Yes	Set	-
	0	Yes	Reset	-
		I.	1	1

+----+

2. Memory

	+				
			 Prohibited		
Block RAM Tile	0	0		365	0.00
RAMB36/FIFO* RAMB18	0 0	l 0 l 0) 0	•	0.00
+	+	+	+	+	++

^{*} Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

++			
DSPs	0	740	0.00

4. IO and GT Specific

1						.			
Site Type	Used	 -	Fixed		Prohibited	Available	 	Util%	
Bonded IOB	+ 164	 	0		0	400	 	41.00	
Bonded IPADs	0		0		0	26		0.00	1
Bonded OPADs	0		0		0	16		0.00	
PHY_CONTROL	0		0		0	10		0.00	
PHASER_REF	0		0		0	10		0.00	
OUT_FIFO	0		0		0	40		0.00	
IN_FIFO	1 0	١	0		0	40		0.00	
IDELAYCTRL	1 0	١	0		0	10		0.00	
IBUFDS	1 0	-	0		0	384		0.00	
GTPE2_CHANNEL	1 0	١	0		0	8		0.00	-
PHASER_OUT/PHASER_OUT_PHY	1 0		0		0	40		0.00	-
PHASER_IN/PHASER_IN_PHY	1 0		0		0	40		0.00	
IDELAYE2/IDELAYE2_FINEDELAY	1 0		0		0	500		0.00	-
IBUFDS_GTE2	0		0		0	4		0.00	
ILOGIC	1 0	١	0		0	400		0.00	-
OLOGIC	1 0	١	0		0	400		0.00	

5. Clocking

+	+				- 4 -		Ψ.				_
						Prohibited				Util%	'
+		1		0		0		32	+-	3.13	+
BUFIO MMCME2_ADV		0	1	0	1	0		40 10	1	0.00	
PLLE2_ADV BUFMRCE	 	0		0		0	1	10 20		0.00	
BUFHCE BUFR	 	0	 	0	1	0	1	120 40	 	0.00	

+----+----+-----

6. Specific Feature

		ш.		ь.		ъ.				т.		_
T							Prohibited				Util%	
+	BSCANE2	+	0	† ·	0	1	 0	-+-	 4	+.	0.00	+
I	DSCANEZ	-	U	I	U	- 1	U	ı	4	I	0.00	ı
	CAPTUREE2	1	0		0		0		1		0.00	
	DNA_PORT		0		0		0		1		0.00	
	EFUSE_USR	1	0		0		0		1		0.00	
	FRAME_ECCE2		0		0		0		1		0.00	
	ICAPE2		0		0		0		2		0.00	
	PCIE_2_1	1	0		0		0		1		0.00	
1	STARTUPE2		0		0		0		1		0.00	
	XADC	1	0		0		0		1		0.00	

7. Primitives

	Ref Name		Used		Functional Category	
+-		+-		+-		+
1	FDCE		413		Flop & Latch	
1	LUT2		294		LUT	1
1	LUT6		128		LUT	1
1	LUT5		124		LUT	
1	OBUF		98		IO	1
	RAMD32		68		Distributed Memory	
1	IBUF		66		IO	1
1	CARRY4		51		CarryLogic	1
1	LUT3		47		LUT	1
1	LUT4		41		LUT	
1	RAMS32		20		Distributed Memory	1
	LUT1		2		LUT	
	BUFG		1		Clock	
+-		+-		+-		+

8. Black Boxes

Ref Name Used
++
9. Instantiated Netlists
++
Ref Name Used
++

+----+