```
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced
Micro Devices, Inc. All Rights Reserved.
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST
2024
               : Fri Mar 21 00:56:26 2025
| Date
                : LAPTOP-Q306V45S running 64-bit major release (build 9200)
| Host
| Command
                : report power -file microprocessor1 power routed.rpt -pb
microprocessor1 power summary routed.pb -rpx microprocessor1 power routed.rpx
                : microprocessor1
| Design
| Device
                : xc7a200tfbg676-2
| Design State : routed
| Grade
                 : commercial
Process
           : typical
| Characterization : Production
Power Report
Table of Contents
______
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy
1. Summary
+----+
| Total On-Chip Power (W) | 54.626 (Junction temp exceeded!) |
| Design Power Budget (W) | Unspecified*
| Power Budget Margin (W) | NA
| Dynamic (W)
                        | 52.951
| Device Static (W)
                        | 1.674
| Effective TJA (C/W) | 1.9
| Max Ambient (C)
                        | 0.0
| Junction Temperature (C) | 125.0
| Confidence Level | Low
```

Setting Fil	_e					
Simulation Activity Fi Design Nets Matched +						
		NA +		 		
' * Specify Des <value in="" th="" wat<=""><th></th><th>et using, se</th><th>t_operating_</th><th>conditions -</th><th>' -design_power_buc</th><th>dget</th></value>		et using, se	t_operating_	conditions -	' -design_power_buc	dget
.1 On-Chip (Components					
+		+ Power (W)	++ Used	 Available	+ Utilization (%)	+
+ Slice Logic		+ 2.397	++ 1224		+ 	+ -
LUT as Lo	ogic	1.833	516	133800	0.39	9
Register		0.212	446	267600	0.17	7
CARRY4		0.209	51	33450	0.15	5
LUT as Distributed RAM		0.137	44	46200	0.10)
BUFG		0.006	1	32	3.13	3
Others		0.000	2			-
Signals		5.794	1040			-
I/O		44.761	164	400	41.00)
Static Powe	er	1.674	1			1
Total		54.626	1		I	
Source Budget (A)		Total (A)	Dynamic (A)	Static (A	+	I
·+ ·+		+		-+	+	-+
Vccint	1.000	9.661	8.451	1.21	10 NA	
Inspecified	NA					
Vccaux	1.800	3.849	3.643	0.20	06 NA	
Inspecified	NA					
Vcco33	3.300	0.000	0.000	0.0	00 NA	
Inspecified	NA					
Vcco25	2.500	0.000	0.000	0.0	AN 00	
nspecified	NA					
Vcco18	1.800	21.085	21.080	0.00	05 NA	

```
Unspecified | NA
| Vcco15
                 1.500 |
                            0.000 |
                                        0.000 |
                                                    0.000 |
                                                                NA
Unspecified | NA
                    | Vcco135
                                        0.000 |
                                                    0.000
        1.350
                            0.000
                                                                NA
Unspecified | NA
                   | Vcco12
                            0.000
                                        0.000
                                                    0.000
                 1.200 |
                                                                NA
Unspecified | NA
                    | Vccaux io |
                            0.000 |
                                        0.000
                                                    0.000
                 1.800 |
                                                                NA
Unspecified | NA
                   | Vccbram |
                 1.000 |
                            0.048
                                        0.000
                                                    0.048
                                                                NA
Unspecified | NA
                   0.000 |
| MGTAVcc |
                 1.000 |
                            0.000
                                        0.000
                                                                NA
Unspecified | NA
                    0.000 |
| MGTAVtt |
                 1.200 |
                            0.000
                                                    0.000
                                                                NA
Unspecified | NA
                     | Vccadc |
                 1.800 |
                            0.020 |
                                       0.000
                                                    0.020 |
                                                                NA
Unspecified | NA
+----+---+----+-----
----+
1.3 Confidence Level
| User Input Data
                         | Confidence | Details
             | Action
  _____+
| Design implementation state | High | Design is routed
| Clock nodes activity
                                     | User specified less than 75% of clocks
                         | Low
             | Provide missing clock activity with a constraint file, simulation
results or by editing the "By Clock Domain" view |
                     | Low | More than 75% of inputs are missing
| I/O nodes activity
user specification | Provide missing input activity with simulation results or by
editing the "By Resource Type -> I/Os" view
| Internal nodes activity | Medium
                                  | User specified less than 25% of
                   | Provide missing internal nodes activity with simulation
internal nodes
results or by editing the "By Resource Type" views
| Device models
                          | High
                                 | Device models are Production
```

```
| Overall confidence level | Low
2. Settings
2.1 Environment
| Ambient Temp (C)
                   | 25.0
| ThetaJA (C/W)
                    | 1.9
| Airflow (LFM)
                   | 250
| Heat Sink
                    | medium (Medium Profile)
| ThetaSA (C/W)
                    | 3.4
                  | medium (10"x10")
| Board Selection
| # of Board Layers | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0
2.2 Clock Constraints
+----+
| Clock | Domain | Constraint (ns) |
+----+
3. Detailed Reports
3.1 By Hierarchy
```

+----+

Name		Power (W)	
+	+-		+
microprocessor1		52.951	
regfile_reg_r1_0_31_0_5		0.015	
regfile_reg_r1_0_31_12_17		0.019	
regfile_reg_r1_0_31_18_23		0.019	
regfile_reg_r1_0_31_24_29		0.019	
regfile_reg_r1_0_31_30_31		0.005	
regfile_reg_r1_0_31_30_310		0.005	
regfile_reg_r1_0_31_6_11		0.018	
regfile_reg_r2_0_31_0_5		0.017	
regfile_reg_r2_0_31_12_17		0.018	
regfile_reg_r2_0_31_18_23		0.024	1
regfile_reg_r2_0_31_24_29		0.023	1
regfile_reg_r2_0_31_30_31		0.005	1
regfile_reg_r2_0_31_30_310		0.004	1
regfile_reg_r2_0_31_6_11		0.020	1
+	+-		+