```
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced
Micro Devices, Inc. All Rights Reserved.
______
______
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
      : Fri Mar 21 00:56:25 2025
| Date
          : LAPTOP-Q306V45S running 64-bit major release (build 9200)
| Host
| Command
          : report timing summary -max paths 10 -report unconstrained -file
microprocessor1 timing summary routed.rpt -pb
microprocessor1 timing summary routed.pb -rpx
microprocessor1 timing summary routed.rpx -warn on violation
| Design
          : microprocessor1
| Device
          : 7a200t-fbg676
| Speed File : -2 PRODUCTION 1.23 2018-06-13
| Design State : Routed
______
Timing Summary Report
_____
______
| Timer Settings
| -----
______
 Enable Multi Corner Analysis
                                  : Yes
 Enable Pessimism Removal
                                    Yes
 Pessimism Removal Resolution
                                    Nearest Common Node
 Enable Input Delay Default Clock
                                    No
 Enable Preset / Clear Arcs
                                    No
 Disable Flight Delays
                                    No
 Ignore I/O Paths
                                    No
 Timing Early Launch at Borrowing Latches
                                  : No
 Borrow Time for Max Delay Exceptions
                                    Yes
                                  : Yes
 Merge Timing Exceptions
 Inter-SLR Compensation
                                  : Conservative
 Corner Analyze Analyze
 Name Max Paths Min Paths
 Slow
      Yes
               Yes
 Fast Yes
               Yes
```

```
| Report Methodology
| -----
-----
Rule Severity Description
                                               Violations
_____
TIMING-17 Critical Warning Non-clocked sequential cell 534
Note: This report is based on the most recent report methodology run and may not be
up-to-date. Run report methodology on the current design for the latest report.
check timing report
Table of Contents
______
1. checking no clock (534)
checking constant clock (0)
3. checking pulse width clock (0)
4. checking unconstrained internal endpoints (1488)
5. checking no input delay (65)
6. checking no output delay (98)
7. checking multiple clock (0)
8. checking generated clocks (0)
9. checking loops (0)
10. checking partial input delay (0)
11. checking partial output delay (0)
12. checking latch loops (0)
1. checking no clock (534)
There are 534 register/latch pins with no clock driven by root clock pin: clk
(HIGH)
2. checking constant clock (0)
______
There are 0 register/latch pins with constant clock.
```

```
______
There are 0 register/latch pins which need pulse width check
4. checking unconstrained_internal_endpoints (1488)
  ._____
There are 1488 pins that are not constrained for maximum delay. (HIGH)
There are 0 pins that are not constrained for maximum delay due to constant clock.
5. checking no input delay (65)
There are 65 input ports with no input delay specified. (HIGH)
There are 0 input ports with no input delay but user has a false path constraint.
6. checking no output delay (98)
There are 98 ports with no output delay specified. (HIGH)
There are 0 ports with no output delay but user has a false path constraint
There are 0 ports with no output delay but with a timing clock defined on it or
propagating through it
7. checking multiple clock (0)
_____
There are 0 register/latch pins with multiple clocks.
8. checking generated clocks (0)
There are 0 generated clocks that are not connected to a clock source.
9. checking loops (0)
There are 0 combinational loops in the design.
10. checking partial input delay (0)
```

3. checking pulse width clock (0)

```
11. checking partial output delay (0)
There are 0 ports with partial output delay specified.
12. checking latch loops (0)
There are 0 combinational latch loops in the design through latch input
| Design Timing Summary
| -----
              TNS(ns) TNS Failing Endpoints TNS Total Endpoints WHS(ns)
   WNS(ns)
 THS (ns) THS Failing Endpoints THS Total Endpoints WPWS (ns) TPWS (ns)
TPWS Failing Endpoints TPWS Total Endpoints
      inf 0.000
                                          0
                                                          1586
                                                                       inf
   0.000
                                             1586
                            0
                                                           NA
                                                                       NA
              NA
                                  NA
There are no user specified timing constraints.
| Clock Summary
```

There are 0 input ports with partial input delay specified.

| Intra Clock Table

	THS(ns) THS Fa	ailing Endpo ts TPWS Tota	ints THS Total al Endpoints	oints TNS Tota L Endpoints	WPWS(ns)
Inter Clock Ta 					
From Clock To Fotal Endpoints Endpoints	WHS(ns)	THS(ns)	THS Failing Er	ndpoints THS To	otal
Other Path Gro	<del>-</del>				
Path Group Fr Endpoints TNS T Total Endpoints	otal Endpoints	WHS(ns			_
    User Ignored P 					

Path Group Fi	com Clock To Clock	
Unconstrained	Path Table	
Path Group	com Clock To Clock	
(none)		
(110110)		
Timing Details	3	
Path Group: (no	one)	
From Clock: To Clock:		
TO CLOCK.		
Max Delay	1586 Endpoints	
	1586 Endpoints	
Max Delay Paths		
Slack:	inf	
Source:	ex_mem_jump_reg/C	
	(rising edge-triggered cell F	FDCE)
Destination:	mem_re	

```
Path Group:
                        (none)
 Path Type:
                       Max at Slow Process Corner
                       12.625ns (logic 2.983ns (23.632%) route 9.641ns
 Data Path Delay:
(76.368\%))
                       4 (FDCE=1 LUT3=2 OBUF=1)
 Logic Levels:
                                              Incr(ns) Path(ns) Netlist
  Location
                     Delay type
Resource(s)
  SLICE X4Y122
                      FDCE
                                                  0.000
                                                           0.000 r
ex mem jump reg/C
  SLICE X4Y122
                      FDCE (Prop fdce C Q)
                                                  0.379
                                                           0.379 f
ex mem jump reg/Q
                      net (fo=2, routed)
                                                  0.897
                                                           1.276
                                                                   ex mem jump
  SLICE X5Y118
                       LUT3 (Prop lut3 I2 O)
                                                           1.381 f
                                                  0.105
mem re OBUF inst i 2/0
                       net (fo=120, routed)
                                                  2.066
                                                           3.447
                                                                   pc1
   SLICE X12Y131
                      LUT3 (Prop lut3 I2 O)
                                                          3.552 r
                                                 0.105
mem re OBUF inst i 1/0
                                                 6.678 10.230
                      net (fo=1, routed)
                                                                   mem re OBUF
   K2
                       OBUF (Prop obuf I O)
                                                 2.394 12.625 r
mem re OBUF inst/O
                      net (fo=0)
                                                  0.000 12.625
                                                                    mem re
   K2
                                                                r mem re
(OUT)
Slack:
                       inf
 Source:
                       rst
                        (input port)
 Destination:
                       id ex regWrite reg/CLR
 Path Group:
                       (none)
 Path Type:
                       Max at Slow Process Corner
                       10.333ns (logic 0.866ns (8.384%) route 9.466ns
 Data Path Delay:
(91.616%))
 Logic Levels:
                       1 (IBUF=1)
  Location
                      Delay type
                                            Incr(ns) Path(ns) Netlist
Resource(s)
   Ν8
                                                  0.000
                                                           0.000 f rst (IN)
                      net (fo=0)
                                                  0.000 0.000
                                                                   rst
```

(output port)

```
Ν8
                      IBUF (Prop_ibuf_I_0)
                                                 0.866
                                                         0.866 f
rst IBUF inst/O
                      net (fo=446, routed)
                                               9.466 10.333
                                                                  rst IBUF
   SLICE X4Y120
id ex regWrite reg/CLR
Slack:
                       inf
 Source:
                       rst
                        (input port)
 Destination:
                      id ex rs2 data reg[0]/CLR
 Path Group:
                       (none)
                      Max at Slow Process Corner
 Path Type:
 Data Path Delay: 10.305ns (logic 0.866ns (8.407%) route 9.439ns
(91.593%))
 Logic Levels:
                      1 (IBUF=1)
  Location
                     Delay type
                                             Incr(ns) Path(ns) Netlist
Resource(s)
                                                 0.000 0.000 f rst (IN)
   Ν8
                                                         0.000
                                                 0.000
                      net (fo=0)
                                                 0.866
   Ν8
                      IBUF (Prop ibuf I O)
                                                         0.866 f
rst IBUF inst/O
                                                9.439 10.305 rst IBUF
                     net (fo=446, routed)
   SLICE X3Y120
                     FDCE
                                                               f
id ex rs2 data reg[0]/CLR
Slack:
                       inf
 Source:
                       rst
                        (input port)
 Destination:
                      if id instr reg[10]/CLR
 Path Group:
                       (none)
                      Max at Slow Process Corner
 Path Type:
                     10.305ns (logic 0.866ns (8.407%) route 9.439ns
 Data Path Delay:
(91.593\%)
 Logic Levels:
                      1 (IBUF=1)
   Location
               Delay type
                                             Incr(ns) Path(ns) Netlist
Resource(s)
```

```
Ν8
                                                  0.000
                                                           0.000 f rst (IN)
                       net (fo=0)
                                                  0.000
                                                           0.000
                                                                    rst
   Ν8
                                                  0.866 0.866 f
                       IBUF (Prop ibuf I O)
rst IBUF inst/O
                       net (fo=446, routed) 9.439 10.305 rst IBUF
   SLICE X3Y120
                       FDCE
                                                                f
if id instr reg[10]/CLR
Slack:
                       inf
 Source:
                       rst
                        (input port)
 Destination:
                       if id instr reg[11]/CLR
 Path Group:
                       (none)
                       Max at Slow Process Corner
 Path Type:
 Data Path Delay:
                       10.305ns (logic 0.866ns (8.407%) route 9.439ns
(91.593%))
                       1 (IBUF=1)
 Logic Levels:
   Location
                      Delay type
                                              Incr(ns) Path(ns) Netlist
Resource(s)
                                                  0.000
                                                           0.000 f rst (IN)
  И8
                      net (fo=0)
                                                  0.000
                                                           0.000
                                                                   rst
   Ν8
                       IBUF (Prop ibuf I O)
                                                           0.866 f
                                                  0.866
rst IBUF inst/O
                       net (fo=446, routed)
                                                9.439 10.305 rst IBUF
  SLICE X3Y120
                       FDCE
                                                                 f
if id instr_reg[11]/CLR
Slack:
                       inf
 Source:
                       rst
                         (input port)
 Destination:
                       if id instr reg[12]/CLR
 Path Group:
                       (none)
 Path Type:
                       Max at Slow Process Corner
 Data Path Delay: 10.305ns (logic 0.866ns (8.407%) route 9.439ns
(91.593%))
 Logic Levels:
                       1 (IBUF=1)
  Location
                       Delay type
                                               Incr(ns) Path(ns) Netlist
Resource(s)
```

```
0.000
                                                        0.000 f rst (IN)
   Ν8
                     net (fo=0)
                                               0.000
                                                        0.000 rst
   Ν8
                                               0.866 f
                      IBUF (Prop ibuf I O)
rst IBUF inst/O
                     net (fo=446, routed) 9.439 10.305 rst IBUF
   SLICE X3Y120
                     FDCE
                                                              f
if id instr reg[12]/CLR
Slack:
                      inf
 Source:
                      rst
                        (input port)
 Destination:
                     ex mem branch target reg[0]/CLR
 Path Group:
                      (none)
                     Max at Slow Process Corner
 Path Type:
 Data Path Delay:
                     10.248ns (logic 0.866ns (8.453%) route 9.382ns
(91.547%))
 Logic Levels:
                      1 (IBUF=1)
                                        Incr(ns) Path(ns) Netlist
  Location
              Delay type
Resource(s)
                                               0.000 0.000 f rst (IN)
  Ν8
                                               0.000
                     net (fo=0)
                                                       0.000
                                                                rst
                                               0.866
   Ν8
                     IBUF (Prop ibuf I O)
                                                       0.866 f
rst IBUF inst/O
                     net (fo=446, routed) 9.382 10.248 rst IBUF
   SLICE X10Y123
                                                              f
                     FDCE
ex mem branch target reg[0]/CLR
Slack:
                      inf
 Source:
                      rst
                        (input port)
 Destination:
                      ex mem branch target reg[1]/CLR
 Path Group:
                      (none)
                      Max at Slow Process Corner
 Path Type:
 Data Path Delay: 10.248ns (logic 0.866ns (8.453%) route 9.382ns
(91.547\%)
 Logic Levels:
                      1 (IBUF=1)
```

```
Location
                       Delay type
                                                Incr(ns) Path(ns) Netlist
Resource(s)
                                                   0.000
                                                           0.000 f rst (IN)
   Ν8
                      net (fo=0)
                                                   0.000
                                                           0.000
                                                                     rst
                                                   0.866
   Ν8
                       IBUF (Prop ibuf I O)
                                                           0.866 f
rst IBUF inst/O
                       net (fo=446, routed)
                                                 9.382 10.248 rst IBUF
   SLICE X10Y123
                       FDCE
ex mem branch target reg[1]/CLR
Slack:
                        inf
 Source:
                        rst
                          (input port)
 Destination:
                       ex mem branch target reg[2]/CLR
 Path Group:
                        (none)
                       Max at Slow Process Corner
 Path Type:
                       10.248ns (logic 0.866ns (8.453%) route 9.382ns
 Data Path Delay:
(91.547%))
 Logic Levels:
                       1 (IBUF=1)
                                                Incr(ns) Path(ns) Netlist
   Location
                      Delay type
Resource(s)
                                                   0.000
                                                           0.000 f rst (IN)
   Ν8
                       net (fo=0)
                                                   0.000
                                                           0.000
                                                                    rst
   Ν8
                       IBUF (Prop ibuf I O)
                                                   0.866 0.866 f
rst IBUF inst/O
                       net (fo=446, routed) 9.382 10.248
                                                                    rst IBUF
   SLICE X10Y123
                      FDCE
                                                                  f
ex mem branch target reg[2]/CLR
Slack:
                        inf
 Source:
                        rst
                         (input port)
 Destination:
                       ex mem branch target reg[3]/CLR
 Path Group:
                       (none)
                       Max at Slow Process Corner
 Path Type:
 Data Path Delay:
                       10.248ns (logic 0.866ns (8.453%) route 9.382ns
(91.547%))
```

Location Resource(s)	Delay type	Incr(ns)	Path(ns)	Netlist
N8		0.000	0.000	f rst (IN)
0	net (fo=0)		0.000	
N8	IBUF (Prop ibuf I O)		0.866	
st IBUF inst/O	` ' /			
′	net (fo=446, routed)	9.382	10.248	rst IBUF
SLICE X10Y123	FDCE			f
 x_mem_branch_target_:	reg[3]/CLR			
in Dolor Dath				
in Delay Paths				
_				
Slack:	inf			
Source:	id_ex_jalr_reg/C (rising edge-trigger	ed cell FDCE	L)	
Destination:	ex mem jalr reg/D		,	
Path Group:	(none)			
Path Type:	Min at Fast Process Co	rner		
Data Path Delay:	0.208ns (logic 0.141n	ıs (67.807%)	route 0.0	)67ns
32.193%))				
Logic Levels:	1 (FDCE=1)			
Location	Delay type	Incr(ns)	Path(ns)	Netlist
esource(s)				
SLICE_X5Y118	FDCE	0.000	0.000	r
d_ex_jalr_reg/C				
<del>_</del>	<pre>FDCE (Prop_fdce_C_Q)</pre>	0.141	0.141	r
d_ex_jalr_reg/Q				
	net (fo=64, routed)	0.067	0.208	
d_ex_jalr_reg_n_0				
SLICE_X5Y118	FDCE			r
x_mem_jalr_reg/D				

Logic Levels:

1 (IBUF=1)

\_\_\_\_\_\_

Slack: inf Source: ex mem ALUOut reg[6]/C (rising edge-triggered cell FDCE) Destination: mem wb ALUOut reg[6]/D Path Group: (none) Path Type: Min at Fast Process Corner 0.240ns (logic 0.141ns (58.643%) route 0.099ns Data Path Delay: (41.357%)) 1 (FDCE=1) Logic Levels: Location Delay type Incr(ns) Path(ns) Netlist Resource(s) 0.000 0.000 r SLICE X5Y128 FDCE ex mem ALUOut reg[6]/C SLICE X5Y128 FDCE (Prop fdce C Q) 0.141 0.141 r ex mem ALUOut reg[6]/Q 0.099 0.240 net (fo=2, routed) data addr OBUF[6] SLICE X7Y128 FDCE r mem wb ALUOut reg[6]/D Slack: inf ex mem ALUOut reg[25]/C Source: (rising edge-triggered cell FDCE) mem\_wb\_ALUOut\_reg[25]/D Destination: Path Group: (none) Path Type: Min at Fast Process Corner Data Path Delay: 0.249ns (logic 0.141ns (56.528%) route 0.108ns (43.472%)Logic Levels: 1 (FDCE=1) Incr(ns) Path(ns) Netlist Location Delay type Resource(s) 0.000 0.000 r SLICE X3Y135 FDCE ex mem ALUOut reg[25]/C SLICE X3Y135 FDCE (Prop fdce C Q) 0.141 0.141 r ex mem ALUOut reg[25]/Q net (fo=2, routed) 0.108 0.249

```
SLICE X2Y135
                      FDCE
                                                                 r
mem wb ALUOut reg[25]/D
Slack:
                        inf
 Source:
                       id ex rd reg[4]/C
                         (rising edge-triggered cell FDCE)
 Destination:
                       ex mem rd reg[4]/D
 Path Group:
                        (none)
 Path Type:
                       Min at Fast Process Corner
 Data Path Delay: 0.258ns (logic 0.128ns (49.644%) route 0.130ns
(50.356\%)
 Logic Levels:
                       1 (FDCE=1)
                                              Incr(ns) Path(ns) Netlist
   Location
                       Delay type
Resource(s)
  SLICE X4Y121
                                                  0.000 0.000 r
                      FDCE
id ex rd reg[4]/C
  SLICE X4Y121
                    FDCE (Prop fdce C Q) 0.128
                                                           0.128 r
id ex rd reg[4]/Q
                       net (fo=2, routed)
                                          0.130 0.258
                                                                    id ex rd[4]
   SLICE X2Y122
                       FDCE
                                                                 r
ex mem rd reg[4]/D
Slack:
                       inf
 Source:
                        ex mem ALUOut reg[21]/C
                          (rising edge-triggered cell FDCE)
 Destination:
                       mem wb ALUOut reg[21]/D
 Path Group:
                       (none)
 Path Type:
                       Min at Fast Process Corner
                       0.260ns (logic 0.141ns (54.255%) route 0.119ns
 Data Path Delay:
(45.745\%)
 Logic Levels:
                       1 (FDCE=1)
                   Delay type
   Location
                                            Incr(ns) Path(ns) Netlist
Resource(s)
   SLICE X5Y132
                       FDCE
                                                  0.000 0.000 r
ex mem ALUOut reg[21]/C
```

data addr OBUF[25]

```
FDCE (Prop_fdce_C_Q)
   SLICE X5Y132
                                                0.141
                                                         0.141 r
ex mem ALUOut reg[21]/Q
                      net (fo=2, routed)
                                               0.119
                                                         0.260
data addr OBUF[21]
  SLICE X5Y132
                      FDCE
                                                               r
mem wb ALUOut reg[21]/D
Slack:
                       inf
 Source:
                       ex mem ALUOut reg[30]/C
                         (rising edge-triggered cell FDCE)
 Destination:
                      mem wb ALUOut reg[30]/D
 Path Group:
                      (none)
 Path Type:
                      Min at Fast Process Corner
 Data Path Delay:
                      0.260ns (logic 0.141ns (54.255%) route 0.119ns
(45.745\%)
 Logic Levels:
                      1 (FDCE=1)
   Location
                    Delay type
                                            Incr(ns) Path(ns) Netlist
Resource(s)
 _____
______
   SLICE X3Y136
                      FDCE
                                                0.000 0.000 r
ex mem ALUOut reg[30]/C
   SLICE X3Y136
                      FDCE (Prop fdce C Q)
                                               0.141
                                                         0.141 r
ex mem ALUOut reg[30]/Q
                      net (fo=2, routed)
                                               0.119 0.260
data addr OBUF[30]
  SLICE X3Y136
                      FDCE
                                                               r
mem wb ALUOut reg[30]/D
______
Slack:
                       inf
 Source:
                      ex mem ALUOut reg[15]/C
                         (rising edge-triggered cell FDCE)
 Destination:
                      mem wb ALUOut reg[15]/D
 Path Group:
                      (none)
 Path Type:
                      Min at Fast Process Corner
 Data Path Delay: 0.261ns (logic 0.141ns (54.005%) route 0.120ns
(45.995\%)
 Logic Levels:
                         (FDCE=1)
   Location
                      Delay type
                                             Incr(ns) Path(ns) Netlist
Resource(s)
```

```
0.000
                                                         0.000 r
   SLICE X4Y129
                      FDCE
ex mem ALUOut reg[15]/C
   SLICE X4Y129 FDCE (Prop_fdce_C_Q)
                                           0.141
                                                         0.141 r
ex mem ALUOut reg[15]/Q
                      net (fo=2, routed)
                                                0.120 0.261
data addr OBUF[15]
  SLICE X4Y130
                     FDCE
                                                                r
mem wb ALUOut reg[15]/D
Slack:
                       inf
 Source:
                       ex mem ALUOut reg[16]/C
                         (rising edge-triggered cell FDCE)
                      mem wb ALUOut reg[16]/D
Destination:
 Path Group:
                      (none)
 Path Type:
                      Min at Fast Process Corner
 Data Path Delay: 0.262ns (logic 0.141ns (53.783%) route 0.121ns
(46.217%))
 Logic Levels:
                      1 (FDCE=1)
  Location
                     Delay type
                                             Incr(ns) Path(ns) Netlist
Resource(s)
  SLICE X4Y129
                     FDCE
                                                 0.000 0.000 r
ex mem ALUOut reg[16]/C
  SLICE X4Y129 FDCE (Prop fdce C Q)
                                          0.141
                                                         0.141 r
ex mem ALUOut reg[16]/Q
                     net (fo=2, routed)
                                                0.121
                                                         0.262
data addr OBUF[16]
  SLICE X4Y130
                     FDCE
                                                                r
mem wb ALUOut reg[16]/D
                       inf
Slack:
                       ex mem ALUOut reg[23]/C
 Source:
                         (rising edge-triggered cell FDCE)
 Destination:
                      mem wb ALUOut reg[23]/D
 Path Group:
                      (none)
 Path Type:
                      Min at Fast Process Corner
                     0.263ns (logic 0.141ns (53.546%) route 0.122ns
 Data Path Delay:
(46.454%))
```

Delay type	Incr(ns)	Path(ns)	Netlist
FDCE	0.000	0.000 r	-
FDCE (Prop_fdce_C_Q)	0.141	0.141 r	:
net (fo=2, routed)	0.122	0.263	
FDCE			
inf			
<pre>id_ex_regWrite_reg/C   (rising edge-triggere</pre>	d cell FDCE	)	
<pre>ex_mem_regWrite_reg/D (none)</pre>			
0.266ns (logic 0.141ns	(52.916%)	route 0.12	25ns
1 (FDCE=1)			
Delay type	Incr(ns)	Path(ns)	Netlist
FDCE	0.000	0.000 r	-
FDCE (Prop_fdce_C_Q)	0.141	0.141 r	7
net (fo=2, routed)	0.125	0.266	
FDCE		r	-
	FDCE  FDCE (Prop_fdce_C_Q)  net (fo=2, routed)  FDCE  inf id_ex_regWrite_reg/C     (rising edge-triggere ex_mem_regWrite_reg/D     (none) Min at Fast Process Cor 0.266ns (logic 0.141ns)  1 (FDCE=1)  Delay type  FDCE  FDCE (Prop_fdce_C_Q)  net (fo=2, routed)	FDCE (Prop_fdce_C_Q) 0.141  net (fo=2, routed) 0.122  FDCE  inf id_ex_regWrite_reg/C    (rising edge-triggered cell FDCE ex_mem_regWrite_reg/D    (none) Min at Fast Process Corner    0.266ns (logic 0.141ns (52.916%)  1 (FDCE=1)  Delay type Incr(ns)  FDCE (Prop_fdce_C_Q) 0.141  net (fo=2, routed) 0.125	FDCE

Logic Levels: 1 (FDCE=1)