

| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024

| Date : Fri Mar 21 00:56:26 2025

| Host : LAPTOP-Q306V45S running 64-bit major release (build 9200)

| Command : report\_power -file microprocessor1\_power\_routed.rpt -pb microprocessor1\_power\_summary\_routed.pb -rpx microprocessor1\_power\_routed.rpx

| Design : microprocessor1

| Device : xc7a200tfbg676-2

| Design State : routed

| Grade : commercial

| Process : typical

| Characterization : Production

Power Report

Table of Contents

- 1. Summary
  - 1.1 On-Chip Components
  - 1.2 Power Supply Summary
  - 1.3 Confidence Level
- 2. Settings
  - 2.1 Environment
  - 2.2 Clock Constraints
- 3. Detailed Reports
  - 3.1 By Hierarchy

1. Summary

Total On-Chip Power (W)	54.626 (Junction temp exceeded!)	
Design Power Budget (W)	Unspecified*	
Power Budget Margin (W)	NA	
Dynamic (W)	52.951	
Device Static (W)	1.674	
Effective TJA (C/W)	1.9	
Max Ambient (C)	0.0	
Junction Temperature (C)	125.0	
Confidence Level	Low	

Setting File	---	
Simulation Activity File	---	
Design Nets Matched	NA	

+-----+

\* Specify Design Power Budget using, set\_operating\_conditions -design\_power\_budget <value in Watts>

### 1.1 On-Chip Components

On-Chip	Power (W)	Used	Available	Utilization (%)
Slice Logic	2.397	1224	---	---
LUT as Logic	1.833	516	133800	0.39
Register	0.212	446	267600	0.17
CARRY4	0.209	51	33450	0.15
LUT as Distributed RAM	0.137	44	46200	0.10
BUFG	0.006	1	32	3.13
Others	0.000	2	---	---
Signals	5.794	1040	---	---
I/O	44.761	164	400	41.00
Static Power	1.674			
Total	54.626			

### 1.2 Power Supply Summary

Source	Voltage (V)	Total (A)	Dynamic (A)	Static (A)	Powerup (A)
Budget (A)	Margin (A)				
Vccint	1.000	9.661	8.451	1.210	NA
Unspecified	NA				
Vccaux	1.800	3.849	3.643	0.206	NA
Unspecified	NA				
Vcco33	3.300	0.000	0.000	0.000	NA
Unspecified	NA				
Vcco25	2.500	0.000	0.000	0.000	NA
Unspecified	NA				
Vcco18	1.800	21.085	21.080	0.005	NA





Name	Power (W)
microprocessor1	52.951
regfile_reg_r1_0_31_0_5	0.015
regfile_reg_r1_0_31_12_17	0.019
regfile_reg_r1_0_31_18_23	0.019
regfile_reg_r1_0_31_24_29	0.019
regfile_reg_r1_0_31_30_31	0.005
regfile_reg_r1_0_31_30_31__0	0.005
regfile_reg_r1_0_31_6_11	0.018
regfile_reg_r2_0_31_0_5	0.017
regfile_reg_r2_0_31_12_17	0.018
regfile_reg_r2_0_31_18_23	0.024
regfile_reg_r2_0_31_24_29	0.023
regfile_reg_r2_0_31_30_31	0.005
regfile_reg_r2_0_31_30_31__0	0.004
regfile_reg_r2_0_31_6_11	0.020