# Implementation and Evaluation of MESI Cache Coherence Protocol

By Vijaya Krishna Kasula **December 2012**  Recent trends in processor technology use multiple cores on a single chip with dedicated instruction and data caches for each core. When programs running on different cores try to access shared memory locations, corresponding caches of the cores will be populated with redundant data from same location and coherency among the caches becomes a challenge.

Various protocols have been proposed to solve the coherency problem among the caches, MESI being the most widely used snooping based protocol.

Aim of the work is to implement Coherent Data Caches for a Quad-Core environment using MESI Bus Snooping Coherence Protocol and verify the implementation using Constrained Random Test-Bench and evaluate its performance based on the number of cycles spent in average for memory transactions.

## Contents

Abs	tract		2
Con	tents		3
Figu	ıres		4
Tab	les		5
1.	Introduct	ion	6
2.	MESI Ca	che Coherence Protocol	7
2	.1. Ope	ration	7
3.	Implemen	ntation	10
3	.1. Spec	cifications	10
	3.1.1.	Core	10
	3.1.2.	Memory	10
	3.1.3.	Bus Protocol	11
	3.1.4.	Bus Arbiter	11
	3.1.5.	Cache	11
4.	Conclusio	on & Future Scope	13
App	endixes		14
A	- Code (	Cache)	15
В	- Sample	Traffic	20
C	- Results		23
Refe	erences		25

## Figures

Figure 1 MESI Line State Change	8
Figure 2 Block Diagram of Implementation	10

## **Tables**

Table 1 Bus Grant only for Core-0 (Equivalent to Single Core Processor)	23
Table 2 Cores operating on independent memory (No Shared Data &No Protocol Traffic on bus)	24
Table 3 Cores operating on Shared Memory without Capacity Misses	.24

## 1. Introduction

The performance of computing systems is becoming less scalable as the disparity between processor and DRAM memory continues to grow. It is referred to as the Memory Wall Problem (1). To bridge the memory discrepancy, a large number of on-die transistors are dedicated to increasingly larger caches and other memory related architectural features. Furthermore, many bus protocols are pipelined to improve the overall throughput. To further expedite data processing, applications are parallelized or multi-threaded on multiprocessor systems. Server-class multiprocessor systems are often based on shared-bus architecture, often referred to as symmetric multiprocessor (SMP). To maintain data consistency in SMP systems, multithreaded applications communicate among processors via cache coherence protocols. Due to the sharing of the memory bus, the communication becomes a limiting factor in performance as the number of processors increases.

Importance of effective utilization of shared bus grows with the number of caches using the shared memory. Apart form effective utilization of bus, maintaining coherence among the caches operating on shared memory is very much crucial for the multi threaded programs that run on multiple cores simultaneously. Many coherence protocols are proposed to solve the purpose, among them MESI is the first of its kind.

## 2. MESI Cache Coherence Protocol

The MESI protocol is a widely used snooping based cache coherency and memory coherence protocol that supports write-back cache, developed at the University of Illinois, Urbana-Champaign (2). Its use in personal computers became widespread with the introduction of Intel's Pentium processor to "support the more efficient write-back cache in addition to the write-through cache previously used by the Intel 486 processor" (3).

MESI is a snooping based protocol, which means that the caches monitor the bus activity and make necessary changes to the local line states. In the above context, the cache that "Snoops" the bus activity is generally termed as snooping-cache. A snooping cache also performs additional tasks under some circumstances which are discussed in detail in later parts of the chapter..

A Cache Line in a cache following MESI Cache Coherence protocol can have one of the four following states.

#### **Modified:**

The cache line is present only in the current cache, and is dirty (modified value different from that in memory). Value in memory is no longer valid and the cache is required to write the data back to main memory, before permitting any other read of the line by other caches. The write-back changes the line to the Exclusive state.

#### **Exclusive:**

The cache line is present only in the current cache, and is clean (matches main memory). It may be changed to the Shared state at any time, in response to a read request from any other cache. Alternatively, it may be changed to the Modified state when host cache writes to it.

#### **Shared:**

Indicates that this cache line may be stored in other caches of the machine and is clean (matches main memory).


#### **Invalid:**

Indicates that this cache line is invalid (unused).

### 2.1. Operation

In a typical system, several caches share a common bus to main memory. Each also has an attached CPU which issues read and write requests. The caches' collective goal is to minimize the use of the shared main memory.

Following explanation of MESI cache coherence protocol is based on the assumption that a cache doesn't require an existing cache line to be flushed. However few more steps that are involved while flushing cache lines to make room for new data are elaborated later. Flow chart in Figure-1 describes the action sequence to serve Read and Write requests under all possible combinations of line states on local and remote caches.



**Figure 1 MESI Line State Change** 

A Cache line if found in a cache (State is not Invalid) can always satisfy a Read request.

When not found in cache, it has to be fetched from memory by placing a read request on bus. Other caches that are snooping the bus respond to the request if they hold the latest data, instead of having to wait on slower memory. The state changes are made accordingly on requesting and snooping caches. A Modified line on snooping cache is flushed to secondary memory before sending the data to the requesting cache.

If none of the caches have the requested data, the read request is finally serviced by the secondary memory.

For a write request, A Modified or Exclusive line on local cache can be directly modified changing the local state to Modified, this operation doesn't need any broadcasts.

When modifying a shared line, an Invalidate signal is broadcasted, to which all snooping caches respond by invalidating their corresponding shared lines.

If a write request generates a miss, RTM (Reading to Modify) is broadcasted on the bus, which informs the snooping caches to invalidate their copies after sending recent copy to requesting cache. If a snooping cache holds a Modified copy of the line, secondary memory is synced with the modified value. If none of the snooping caches are able to serve the request, the data is taken from secondary memory.

A write ends in Modified copy in local cache, which implies all other snooping caches finally invalidate the line.

Upon a Read or Write miss, if cache has no free locations for the new data, some victim line has to be flushed out to make room. An Exclusive victim can be flushed out without any broadcasts. A Modified victim should flush the data to secondary memory before invalidation. A victim can not be invalid by definition. A Shared victim is little tricky to handle, which depends on the number of remaining copies in other caches. Flushing a shared victim is achieved by broadcasting ISL (Invalidating Shared Line) followed by invalidating the shared line. If only one copy exists in snooping caches, the state is set to Exclusive on the remote cache that has the line. Otherwise statuses of all other shared copies remain untouched.

The environment to simulate MESI cache coherence protocol on a Quad core environment is implemented as shown in block diagram below.




Figure 2 Block Diagram of Implementation

### 3.1. Specifications

A Symmetric Multiprocessing (SMP) (4) environment is considered for the implementation of MESI cache coherence protocol with four caches operating on single shared memory through AHB LITE bus protocol. An Arbiter manages the access to bus by assigning it to one cache requesting the bus at a given time. Specifications considered for the design of individual modules are as follows.

#### 3.1.1. Core

All the four cores are identical to each other and initiate random memory transactions to which caches respond, imitating the behavior of real time general purpose processor cores. All transactions generated are one byte wide.

#### **3.1.2. Memory**

Slave Memory model responds to the requests from bus by serving the read and write requests. It also updates the secondary memory status as a result of the transactions made by the

Cores, which helps in debugging. Responses from memory slave model are associated with configurable delay to imitate the DRAMs in real world systems and the data size of responses is designed to be equal to cache line size, which gives a similar response time of caches that do not implement critical word first fetching (5).

#### 3.1.3. Bus Protocol

All modules in the design communicate with each other fallowing a simplified version of AHB-LITE bus protocol (6), with varying data sizes depending on the modules interacting.

#### 3.1.4. Bus Arbiter

A Bus Arbiter takes care of granting the bus to one of the four caches, following a round robin selection scheme among the caches that have asserted request for bus. Arbiter also takes care passing the snooping information to all snooping caches, without any delay by using combinational logic.

#### 3.1.5. Cache

All caches used are identical to each other. A direct mapped write-back (5) cache is considered for the work for its simpler design and fast response time. A direct mapped cache is also very easy to debug and gives enhanced control compared more complex implementations that give better performance.

Status-Ram of the cache is two bit wide to hold the four possible states associated with a line in MESI system. Widths of Tag and Data rams and Sizes of all rams are configurable based on the address size, cache line width and number of cache lines which can be varied at build time.

Each cache has an AHB-Lite interface to interact with Core that pushes memory transactions on to it and one more AHB-Lite interface to interact with Arbiter / Slave memory and a snooping interface to get snooping interface to snoop bus activities of cache holding the bus and to broadcast signals to other snooping caches while it holds the bus.

AHB-Lite signals serve their purpose aligning to the standard (6), while few other signals which have special purposes are explained below.

#### 3.1.5.1. Port: saddr

Address on the bus is passed on to snooping caches through this port.

#### 3.1.5.2. Port: sc state

Each snooping cache reports the local state of the line corresponding to the address on the bus through this port. If the line entry corresponding to the address on bus is not found in the snooping cache, **sc\_state** shows an INVALID state.

#### 3.1.5.3. Port: sdata

Each snooping cache puts the local copy of data corresponding to the cache line of address on the bus through this port. If the line entry corresponding to the address on bus is not found in the snooping cache, a zero is kept on this bus. Signal **sc\_state** validates the data on **sdata**.

Driving zero when a value is not found makes the design simpler as a simple "bit-wise-or" operation on "**sdata**" from all snooping caches gives the valid data simultaneously while other combinational logic decides if at least one of the copies has a valid value, saving a few clock cycles.

#### 3.1.5.4. Port: other\_copies

The cache holding the bus needs to know whether or not other caches have copies of the line currently being processed; many times this is to decide between the Exclusive and Shared status for the cache line. The signal goes high if at least one of the other caches reports its current state of line corresponding to the address on bus different from Invalid. This signal is driven combinational depending on other combinational signals, hence is not associated with any delay.

#### 3.1.5.5. Port: broadcast

Caches that wish to broadcast signals to other caches about invalidation shared lines etc... will communicate through **broadcast** port. The broadcast is asserted for one clock cycle and goes low.

#### 3.1.5.6. Port: sn state

Information broadcasted by cache is passed to snooping caches through a combinational block which decodes the broadcast and drives the **sn\_state** of snooping caches with the next state of line. For instance, a RTM (Reading to Modify) signal forces corresponding line on snooping caches into Invalid state.

#### 3.1.5.7. Port: snoop\_valid

Unlike the **sc\_state** and **sdata** which just share the information, **sn\_state** changes the local state of the cache line. In order to protect this operation from unintentional modifications due to persistent address information on AHB-Lite bus, a **snoop\_valid** signal is used, which validates the information on port **sn\_state**.

#### 3.1.5.8. Port: t\_type

Once the bus is granted to a cache, it may perform varying number of operations depending on the local line state and various other factors. For instance for a Write operation that generated a cache miss, the cache needs to perform a memory read. If the cache line is filled with a modified victim, the line has to be flushed out to secondary memory before attempting a read. It's the requesting cache which can decide what type of transaction is required, and the arbiter needs to know this information to decide how long the grant should be held to requesting cache. This is achieved through signaling on port **t\_type**.

## 4. Conclusion & Future Scope

A set of four Direct Mapped Caches interacting with each other according to MESI Cache Coherence Protocol is implemented along with supporting modules (Cores to initiate memory transactions and Slave Memory model to service the requests). All the results appear to meet the design criteria. There were unpredictable design errors on the way, but none stopped the system from functioning normally.

The results are measured using linear random distribution to generate the memory transactions, which differ greatly from the memory traffic generated by real time applications. To get more accurate results, standard benchmarks from various vendors can be used which may require few modifications in the design.

The work can be easily extended to implement similar Snooping based Cache coherence protocols reusing other parts of environment. Thus allowing evaluation of Different Protocols in a identical environment.

Sample results are documented in Appendix – C.

## Appendixes

### A - Code (Cache)

// Source code of direct mapped cache.

```
typedef enum bit [3:0] {
  IDLE, // IDLE
  DELAY, // Use to delay for one clk cycle
        // Read Addr from Core
  C_RD, // Core Reads Data from Cache
        // Core Writes Data into Cache
// ADDR Phase
 C WD,
  ADDR,
  DATA, // DATA Phase
  FV_A, // Flush Victim Addr
  FV D, // Flush Victim Data
  ISLP, // Invalidating Shared Line
 W BUS // Wait For Bus
} cache state t;
module cache (input clk, input rst, abblite if.slave p core ifh,
ahblite_if.master_p bus_ifh, snoop_if.master p snoopm ifh,
snoop if.slave_p snoops_ifh);
reg [`LINE SIZE - 1 : 0] [7:0] data ram [`NUM LINES-1:0];
reg [`TAG WIDTH - 1 : 0] tag ram [`NUM LINES-1:0];
                                    [`NUM LINES-1:0];
line state t
                   status ram
cache state t CUR STATE, NXT STATE;
reg [`ADDR BUS WIDTH - 1:0] addr;
opr t opr;
logic broadcasting;
// Extract tag
function automatic logic [`TAG WIDTH - 1:0] tag (input reg
[`ADDR BUS WIDTH - 1:0] myAddr);
  tag = myAddr [`ADDR_BUS_WIDTH - 1:`LOG2_LINE SIZE + `LOG2 NUM LINES];
endfunction
// Extract line
function automatic logic [`LOG2 NUM LINES - 1:0] line (input reg
[`ADDR BUS WIDTH - 1:0] myAddr);
  line = myAddr [`LOG2 LINE SIZE + `LOG2 NUM LINES -
1: `LOG2 LINE SIZE];
endfunction
// Extract offset
function automatic logic [`LOG2 LINE SIZE - 1:0] offset (input reg
[`ADDR BUS WIDTH - 1:0] myAddr);
  offset = myAddr [`LOG2 LINE SIZE - 1:0];
endfunction
// Miss or Hit
function automatic logic miss (input reg [`ADDR BUS WIDTH - 1:0]
mvAddr);
 miss = ( (status ram [line (myAddr)] === INVALID) || (tag ram [line
(myAddr)] !== tag (myAddr)) );
endfunction
```

```
// need bus => if
          not (Read Hit -or- Write to Modified or Exclusive line) -or-
//
//
          Slave addr Matches Snoop Addr => wait for some time
function automatic logic need_bus (input reg [`ADDR_BUS_WIDTH - 1:0]
myAddr, input opr t myOpr);
  need bus = (
    (snoops ifh.snoop valid && snoops ifh.saddr === myAddr) ||
    miss (myAddr) ||
    (myOpr === WRITE && status ram [line (myAddr)] === SHARED)
  );
endfunction
always @ (posedge clk) if (rst) begin
  core_ifh.hgrant <= '1;</pre>
 core ifh.hready <= '0;</pre>
  core ifh.hrdata <= '0;
  core ifh.hrsp <= '0;</pre>
  bus ifh.hreq <= '0;</pre>
  bus ifh.haddr <= '0;</pre>
  bus ifh.hwdata <= '0;</pre>
  bus ifh.hwrite <= READ;</pre>
  snoopm ifh.t type <= NT;</pre>
  snoopm ifh.broadcast <= NB;</pre>
  broadcasting <= '0;</pre>
  snoops ifh.sc state <= INVALID;</pre>
  snoops ifh.sdata <= '0;</pre>
  CUR STATE <= IDLE;
  opr <= READ;
  addr <= '0;
  for (int i=0; i<`NUM_LINES; i++) begin</pre>
    status ram[i] <= INVALID;</pre>
  end
end
// Master FSM
always @ (posedge clk) if (!rst) begin
  if (CUR STATE == IDLE) begin
    if (core ifh.hreq) begin
      core ifh.hready <= '1;</pre>
      NXT STATE <= C A;
      CUR STATE <= DELAY;
  end else if (CUR STATE == DELAY) begin
    CUR STATE <= NXT STATE;
  end else if (CUR_STATE == C_A) begin
```

```
addr <= core_ifh.haddr;</pre>
    opr <= core ifh.hwrite;</pre>
   if ( (snoops ifh.snoop valid && core ifh.haddr == snoops ifh.saddr)
need bus (core ifh.haddr, core ifh.hwrite) ) begin
      core ifh.hready <= '0;</pre>
      bus ifh.hreq <= '1;</pre>
      CUR STATE <= W BUS;
    end else if (core ifh.hwrite) begin
      CUR_STATE <= C_WD;
    end else begin
      CUR STATE <= C RD;
    end
  end else if (CUR STATE == C WD) begin
   data ram [line (addr)] [offset (addr)] <= core ifh.hwdata;</pre>
    status ram [line (addr)] <= MODIFIED;</pre>
   CUR STATE <= IDLE;
 end else if (CUR STATE == C RD) begin
    core_ifh.hrdata <= data_ram [line (addr)] [offset (addr)];</pre>
   CUR STATE <= IDLE;
 end else if (CUR STATE == W BUS) begin
    if (! need bus (addr, opr)) begin
      if (opr == WRITE) CUR STATE <= C WD; else CUR STATE <= C RD;
    end else if (bus ifh.hready && bus ifh.hgrant) begin
      if (miss (addr)) begin
        // We got a miss and need to Flush Victim
        if (status ram [line (addr)] == MODIFIED) begin
          // Flush without any Broadcasts
          bus_ifh.haddr <= {tag_ram [line (addr)], line (addr)};</pre>
          bus ifh.hwrite <= WRITE;</pre>
          CUR STATE <= FV A;
          snoopm ifh.t type <= opr === WRITE ? F RB : F R;</pre>
        end else if (status_ram [line (addr)] == SHARED) begin
          // Broadcasting Invalidating Shared line
          bus ifh.haddr <= {tag ram [line (addr)], line (addr)};</pre>
          snoopm ifh.broadcast <= ISL;</pre>
          broadcasting <= '1;</pre>
          status ram [line (addr)] <= INVALID;</pre>
          CUR STATE <= ISLP;
```

```
snoopm ifh.t type <= opr === WRITE ? B RB : B R;</pre>
      end else begin
         // Exclusive or Invalid or Shared do not need flushing
         status ram [line (addr)] <= INVALID;</pre>
        bus ifh.haddr <= {tag (addr), line (addr)};</pre>
        bus ifh.hwrite <= READ;</pre>
        CUR STATE <= ADDR;
        snoopm_ifh.t_type <= opr === WRITE ? RB : R;</pre>
        broadcasting <= '1;</pre>
         snoopm ifh.broadcast <= opr == WRITE ? RTM : RD;</pre>
      end
    end else begin
      // Trying to Modify Shared line => Broadcast Invalidate
      snoopm_ifh.broadcast <= IVDATE;</pre>
      broadcasting <= '1;</pre>
      bus ifh.haddr <= addr;</pre>
      data ram [line (addr)] [offset (addr)] <= core ifh.hwdata;</pre>
      status ram [line (addr)] <= MODIFIED;</pre>
      CUR STATE <= IDLE;
      snoopm ifh.t type <= B;</pre>
    end
  end
end else if (CUR_STATE == FV_A) begin
  bus ifh.hwdata <= data ram [line (addr)];</pre>
  status_ram [line (addr)] <= INVALID;</pre>
  CUR STATE <= FV D;
end else if (CUR STATE == FV D || CUR STATE == ISLP) begin
  if (bus ifh.hready) begin
    bus ifh.haddr <= addr;</pre>
    bus ifh.hwrite <= READ;</pre>
    CUR STATE <= ADDR;
    broadcasting <= '1;</pre>
    snoopm_ifh.broadcast <= opr == WRITE ? RTM : RD;</pre>
  end
end else if (CUR STATE == ADDR) begin
  CUR STATE <= DATA;
end else if (CUR STATE == DATA) begin
```

```
if (bus ifh.hready) begin
      data_ram [line (addr)] <= bus_ifh.hrdata;</pre>
      status ram [line (addr)] <= opr === WRITE ? MODIFIED :</pre>
(snoopm ifh.other copies ? SHARED : EXCLUSIVE);
      tag ram [line (addr)]
                                <= tag (addr);
      CUR STATE <= IDLE;
    end
  end
end
// Snooper COMBO
always @* if (!rst) begin
  if (miss (snoops ifh.saddr << `LOG2 LINE SIZE)) begin</pre>
    snoops ifh.sc state <= INVALID;</pre>
    snoops ifh.sdata <= '0;</pre>
  end else begin
    snoops ifh.sc state <= status ram [line (snoops ifh.saddr <<</pre>
`LOG2 LINE SIZE)];
    snoops ifh.sdata <= data ram [line (snoops ifh.saddr <<</pre>
`LOG2_LINE_SIZE)];
  end
end
// Snooper FSM
always @ (posedge clk) if (!rst && snoops ifh.snoop valid &&
!(miss(snoops_ifh.saddr))) status_ram [line (snoops_ifh.saddr)] <=
snoops_ifh.sn_state;
always @ (posedge clk) if (!rst && broadcasting) begin
 broadcasting <= '0;</pre>
  snoopm ifh.broadcast <= NB;</pre>
end
endmodule : cache
```

### **B** - Sample Traffic

```
5
                                    C <- C#3
5
        :
                         C <- C#2
5
                   C <- C#1
5
        : C <- C#0
85
                            C -> C#2
                   C -> C#1
85
        : C -> C#0
8.5
                                     C -> C#3
95
115
                            C <- C#2
115
                   C <- C#1
        : C <- C#0
115
125
                                    C <- C#3
155
                  C -> C#1
        : C -> C#0
185
195
                                   C -> C#3
                            C -> C#2
205
                   C <- C#1
335
415
                   C -> C#1
445
                            C <- C#2
485
                            C -> C#2
535
                                    C <- C#3
                                     C -> C#3
565
585
        : C <- C#0
        : C <- C#1
: C -> C#1
655
675
                   C -> C#1
685
        : C -> C#0
705
        : C <- C#0
765
        : C -> C#0
795
                                    C <- C#3
845
                                    C -> C#3
955
                   C <- C#1
1005
                   C -> C#1
1025
                            C <- C#2
                            C -> C#2
1075
1095
                            C <- C#2
1115
        :
                                C <- C#3
1115
                            C -> C#2
1185 : C <- C#0
1215
                                    C -> C#3
1255
        : C -> C#0
        :
1275
                   C <- C#1
        : C <- C#0
1285
                   C -> C#1
1295
        :
1315
                   C <- C#1
1335
                   C -> C#1
1335
        : C -> C#0
1515
        : C <- C#0
1565
        : C -> C#0
1675
                            C <- C#2
                                    C <- C#3
1745
                            C -> C#2
1765
1785
                            C <- C#2
1835
                                    C -> C#3
1845
                            C -> C#2
1865
                                    C <- C#3
```

```
1865 : C <- C#0
1925 : C <- C#1
1945 : C <- C#1
1945 : C -> C#0
2025 : C <- C#2
                                          C -> C#3
2025
2045
2075
2105
2135
2395
2425
2425
2455
2455
2535
                          C -> C#1
                           C <- C#1
                                  C -> C#2
            :
                     C -> C#1
                                        C <- C#2
                                        C -> C#2
                                          C <- C#3
                                        C <- C#2
2535 : C <- C#0
2545 :
                                        C -> C#2
                                                   C -> C#3
                                                    C <- C#3
2575
2575 : C -> C#0
2615 : C <- C#1
2625 :
                                                    C -> C#3
2625 :
2625 : C <- C#0
2655 : C
2685 : C
2685 : C
2705 :
                                                   C <- C#3
            : C -> C#1
: C <- C#1
2705 : C -> C#3
2705 : C <- C#2
2705 : C -> C#1
2725 : C -> C#3
                                                    C -> C#3
2835
2915
            : C <- C#0
            : C -> C#0
2945
2945 : C -> C#0
2965 : C <- C#0
3025 : C -> C#0
3225 : C <- C#1
3235 : C -> C#1
3265 : C <- C#1
3315 : C <- C#1
3315 : C <- C#2
3355 : C <-> C#1
3415 : C <-> C#2
                                       C -> C#2
3435
3435 : C <- C#0
3505
                                                    C -> C#3
3535
                                                   C <- C#3
3535
3555 : C -> C#0
3565 : C <- C#1
3575
                                                   C -> C#3
            :
            : C <- C#0
3575
3645 : C -> C#0
3675 : C -> C#1
                                  C <- C#2
3675 : C <- C#0
                               C -> C#2
3685
3745 : C -> C#0
3845 : C <- C#0
```

```
3925 : C -> C#0
4015 :
4035 :
                             C <- C#2
                                     C <- C#3
4065
                                      C -> C#3
                             C -> C#2
4065
                                      C <- C#3
4085
4145
                   C <- C#1
                                      C -> C#3
4175
4195
                                      C <- C#3
4215
                                       C -> C#3
4225
                    C -> C#1
                             C <- C#2
4235
                                      C <- C#3
4245
4245
                    C <- C#1
4265
                             C -> C#2
4265
                    C -> C#1
         : C <- C#0
4315
4335
                                      C -> C#3
         : C -> C#0
4345
4375
        : C <- C#0
4385
         : C -> C#0
                    C <- C#1
4425
4535
                    C -> C#1
                    C <- C#1
4635
                             C <- C#2
4725
                    C -> C#1
4725
4785
                             C -> C#2
4795
        :
                                     C <- C#3
4805
                             C <- C#2
                                      C -> C#3
4815
4835
                                      C <- C#3
4895
        : C <- C#0
                                      C -> C#3
4915
                             C -> C#2
4915
4945 : C -> C#0
4965 : C <- C#0
```

#### C – Results

The tables below give the average number of cycles taken for individual cores to complete memory transactions. Memory latency of 50 Cycles is emulated by the slave memory model, which is far less than the real time DRAM latencies. The figures also include the cycles spent for Handshaking of the AHB LITE protocol between Core-Cache and Cache-Bus-Memory, which are hidden in real processors by pipeline implementations. Entire data traffic is randomly generated following linear random distribution. Memory access from each core is controlled to eliminate the effect of Capacity misses on the performance evaluations. All the averages are calculated for about 7000 random memory transactions.

Table 1 gives the information of average number of cycles spent for transactions, when the Bus is reserved for Core 0. This gives an estimation of performance of identical cache in single core environment. Since Bus is reserved for Core 0, other cores can never complete any memory transactions and their caches are always empty (Do not contain any valid data). This ensures zero coherence traffic.

Core 0		Core 1	Core 2	Core 3
	2.754205		-	
	2.76657		-	
	2.783867		-	-
	2.75858		-	
	2.725893		-	-
	2.714413		-	
	2.721796		-	-
	2.781004		-	
	2.757105		-	
	2.717109		-	

Table 1 Bus Grant only for Core-0 (Equivalent to Single Core Processor)

Table 2 tabulates the average number of cycles spent by each Core for memory transactions when all the cores are operating simultaneously on independent memories. This measures the performance of Caches in the absence of protocol traffic and in the presence of bus demands from other cores.

Core 0	Core 1	Core 2	Core 3
4.393	331 4.317	615 4.375273	4.359905
4.44	578 4.357	526 4.336783	4.373188
4.445	622 4.357	055 4.332029	4.340443
4.494	352 4.427	033 4.328861	4.40138
4.553	196 4.449	4.419367	4.369966
4.489	198 4.389	555 4.377677	4.340294
4.402	842 4.374	351 4.434646	4.39912
4.4369	949 4.352	038 4.358871	4.358719

4.456125	4.327379	4.412269	4.351271
4.517159	4.301465	4.292144	4.365331

Table 2 Cores operating on independent memory (No Shared Data &No Protocol Traffic on bus)

Table 3 records the average cycles spent by enabling shared memory and by forcing the all the Cores to use the same memory region. The average number of cycles spent is reduced by around 1.2 cycles. This is due to data availability in other snooping caches removes the need to access main memory many times. However due to the additional memory transactions initiated while trying to maintain synchronization between caches, the average time spent is more than the first case (Single core operating).

Core 0	Core 1	Core 2	Core 3
3.17393	5 3.19546	5 3.175931	3.249395
3.17937	6 3.16529	3.188241	3.221095
3.14640	5 3.16344	3.149112	3.174747
3.16457	7 3.18827	5 3.272355	3.18127
3.23101	7 3.24783	7 3.250426	3.235735
3.2243	9 3.19644	9 3.249821	3.20452
3.16924	9 3.09735	4 3.176235	3.141675
3.07919	9 3.11074	1 3.098454	3.140193
3.22902	7 3.23028	9 3.215663	3.243619
3.13968	7 3.12881	7 3.205475	3.161095

Table 3 Cores operating on Shared Memory without Capacity Misses

- 1. **Wulf, W and McKee, S.** *Hitting the Memory Wall: Implications of the Obvious.* s.l.: ACM SIGArch Computer Architecture News, March 1995. vol. 23, pp. 20–24.
- 2. MESI protocol. *Wikipedia*. [Online] [Cited: 11 28, 2012.] http://en.wikipedia.org/wiki/MESI\_protocol.
- 3. A low-overhead coherence solution for multiprocessors with private cache memories. J. H, Patel and M. S, Papamarcos. s.l.: Proc. 11th Annual Int. Symp. On Computer Architecture, June 1984. pp. 348-354.
- 4. **Lina J, Karam, et al.** TRENDS IN MULTI-CORE DSP PLATFORMS. *IEEE Signal Processing Magazine*. Nov 2009, Special Issue on Signal Processing on Platforms with Multiple Cores.
- 5. **John L, Hennessy and David A, Patterson.** Computer Architecture: A Quantitative Approach. Fourth Edition. Pages 299-300.
- 6. AHB LITE Protocol. *University of Michigan*. [Online] [Cited: 12 02, 2012.] http://www.eecs.umich.edu/eecs/courses/eecs373/readings/ARM\_IHI0033A\_AMBA\_AHB-Lite\_SPEC.pdf.
- 7. **Adve, Saritha V. and Kourosh Fharachorloo.** *Shared Memory Consistency Models: A Tutorial.* s.l.: Rice University, September 1995. ECE Technical Report 9512.