

## \* Number System

### ① Two's Complement

- When doing operation on  $2 - n$  bit numbers  
the carry flag is set if  $(n+1)^{\text{th}}$  bit is set
- Overflow Rule:

When adding two numbers of same sign gives  
output of opposite sign overflow bit is set.

1111 for Subtraction

\* No. of representation of 0 is 1

Range :  $-2^{n-1}$  to  $2^{n-1} - 1$

\*  $A - B$  : can be calculated using

$$A + \underbrace{(2^n - B)}_{\text{2's complement of } B}$$

\* Two's complement of  $x$

is  $(2^n - x) \mod 2^n$

$$\therefore -0 = 0 \quad \left. \right\} \text{Special cases}$$

$$4 - 128 = -128$$

## \* FP numbers with base 2


$$(-1)^S \times F \times 2^E$$

S : Sign


F : Fraction (Called Mantissa or Significand)

E : Exponent

## \* Float (Single Precision)



## \* Double (Double Precision)



- \* Only one non-zero digit to left of decimal point no need to store it (# Base 2) (Such numbers are normalized)

\* Single Precision:  $1 \leq F \leq 2 - 2^{-23}$

Double Precision:  $1 \leq F \leq 2 - 2^{-52}$

} # Sum of GP

### \* IEEE 754

\* Exponent bias usually  $2^{k-1} - 1$  for a k bit exponent

For 32 bit exponent is of 8 bit  
 $\therefore$  bias is 127

$$\therefore E = E' - 127, V = (-1)^s \times 1.M \times 2^E$$

$\begin{array}{c} 1 \\ \boxed{1} \quad \boxed{01111110} \\ S \quad E' \end{array}$	$\begin{array}{c} 23 \\ 1000\ 0000\ 0000\ 0000\ 0000\ 000 \\ F(M) \end{array}$
--	--


$$\star V = -1.1 \times 2^{(126-127)} = -1.1 \times 2^{-1}$$

$-126 \leq E \leq 127$	$(2 - 2^{-23}) \times 2^{127}$	$1 \times 2^{-126}$
$-1023 \leq E \leq 1023$	$(2 - 2^{-52}) \times 2^{1023}$	$1 \times 2^{-1022}$


# all 0's & all 1's have a special meaning.

Exponent	Mantissa	Value
0	0	exact 0
255	0	$\infty$
0	$\neq 0$	Denormalized
255	$\neq 0$	NAN

## \* Operations




## \*




## \* Instruction Cycle


- Two Steps:
- Fetch
- Execute




## \* Instruction Cycle with Indirect



## \* Von-Neuman Machine



## \* CPU with System Bus




\* K-bit address Bus :  $2^K$  memory locations

n-bit data Bus : n bit memory / memory location

$$\therefore \text{Total memory} : 2^K \times n \text{ bits} = \frac{2^K \times n}{8} \text{ bytes}$$

### \* Instruction Cycle with Interrupts



### \* Indirect Cycle:

May require memory access to fetch operands.

### \* Registers

- ① Temp working space for CPU
- ② Top level of memory hierarchy
- ③ General Purpose (8-32)

Data (Memory Buffer Register)

Address (Memory Address Register)

Condition Codes (Usually can't be set by program)

## ④ Control & Status Registers

→ Program Counter (PC):

Contains address of next instruction pair to be executed

→ Instruction Register (IR):


Contains the 8-bit opcode of instruction being executed

→ Memory address register (MAR):

Specifies the address in memory of the word to be written from or read into the MBR.

→ Memory buffer register (MBR):

Contains the word to be stored in memory or to be sent to I/O unit.



## ⑤ Program Status Word (PSW)

→ A set of bits

→ Carry

→ Supervisor  
(Sudo men 1)

→ Includes Condition Codes

→ Equal

→ Sign of last result

→ Overflow


→ Zero

→ Interrupt

(Enable/Disable)

## \* Bus:

- ① Communication pathway connecting two or more devices.
- ② Usually broadcast.
- ③ Often grouped
  - A no. of channels in one bus
  - 32 bit data bus is 32 separate single bit channels.



## \* Instruction Set

- ① Machine Code: Binary
- ② Operation Code (Op code)
- Do This
- ③ Source Operand Reference
- To This
- ④ Result Operand Reference
- Put ans here

## \* SHR

(Logical right shift)



## \* ASR

(Arithmetic right shift)



## \* ROR

(Right rotate)



Now we can define for left.

$$\text{LFD} = \text{RFD} \text{ (length of MD)} \quad \text{RFD} = \text{LFD}$$

\* A = contents of an address field in the instruction that refers to a memory.

\* R = contents of an address field in the instruction that refers to a register

\* EA = Effective address of the location containing the referenced operand.


\* (X) = contents of location X.

\* Instruction:  

\* Addressing Modes: \* Principal Adv. \* Principal Disadv.

a) Immediate

Operand = A



No memory reference

Limited Operand magnitude

b) Direct


$$EA = A$$



Simple

Limited Address space


Memory



c) Indirect

$$EA = (A)$$

can be nested  $EA = ((A))_n$




Memory

Large address space

Multiple memory reference


## d) Register

$$EA = R$$



## e) Register Indirect


$$EA = (R)$$



## f) Displacement


$$EA = A + (R)$$

Base value  
Flexibility



## g) Stack

$$EA = \text{top of the stack}$$



Limited applicability

\* Register Indirect has 1 less memory reference than Indirect

## h) Relative addressing

$$EA = A + (PC)$$

## i) Base-Register Addressing

$$EA = (A) + R$$

## j) Indexed Addressing.

$$EA = A + R \quad (A: base, R: displacement)$$

R + f  
Good for accessing arrays

## ★ Post index:

$$EA = (A) + (R)$$

$$(A) = A$$



$$EA = A + (R)$$

$$A = A + R$$

$$(R) = (R) + 1$$

## ★ Pre index:

$$EA = (A + (R))$$





Index 10

Index 11

$$\text{Index } 10 \rightarrow A[0] = A[0]$$

$$\text{Index } 11 \rightarrow A[1] = A[1]$$



Index 11

Index 12

$$R = (R) + 1 \rightarrow A[1] = A[1], EA = ((R) + 1) + A = AE$$

$$R = (R) + 1 \rightarrow A[1] = A[1], EA = ((R) + 1) + A = AE$$

Index 12

Index 13

## \* 8085

① Data Bus: 8 bit

② Address Bus: 16 bit

③ Data bus & Address Bus are multiplexed.

AD<sub>0</sub>, AD<sub>1</sub>, ..., AD<sub>7</sub>, A<sub>8</sub>, A<sub>9</sub>, ..., A<sub>15</sub>

## \* Instruction format

→ One byte

→ Two bytes

→ Three bytes

## → Symbols

### Meaning

Accumulator

Reg A

addr

16-bit address quantity

data

8-bit quantity

data 16

16-bit data quantity

byte 2

second byte of ins.

byte 3

third byte of ins.

R, R1, R2

One of the reg: A, B, C, D, E, H, L

DDD, SSS

D: Destination, S: Source

A 111

H 100 ]<sub>10</sub>

B 000 ]<sub>00</sub>

L 101 ]<sub>10</sub>

C 001 ]<sub>01</sub>

M 110 (Memory)


D 010 ]<sub>01</sub>

SP 11

E 011 ]<sub>01</sub>

## \* Flag Register 8085

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>



① MSB = S (Sign)

② IF result is zero after any arithmetic / logical op

Z=1 (eg 01H + FFH then Z=1) (Zero)

③ AC: Auxiliary Carry

AC=1 if ∃ carry from D<sub>3</sub> to D<sub>4</sub>

eg: 2B

+ 39

∃ a carry # (B+9) ∴ AC=1

④ P: Parity

P=1: AC even no. of 1's

⑤ CY: Carry

(n+1)<sup>th</sup> bit set then CY=1

\* 1 Fetch cycle: 4 states

1 Read cycle: 3 states

1 Write cycle: 3 states

## ★ Groups

(1) Data Transfer:

(2) Arithmetic:

(3) Logic:

(4) Branch:

(5) Stack, I/O, Machine Control group:

## ★ Data Transfer

(1) MOV r<sub>1</sub>, r<sub>2</sub>(r<sub>1</sub>)  $\leftarrow$  (r<sub>2</sub>)

Opcode's MC Code

01 DDD SSS

Register, 1, 4  
↓      ↓      ↓  
Addressing Cycles States

None

↓  
Flags

(2) MOV r, M

(r)  $\leftarrow$  ((H)(L))

01 DDD 110

Register  
Indirect, 2, 7

None

(3) MVI r, data

(r)  $\leftarrow$  (data)Content of byte 2  
moved to reg r

00 DDD 110

data  
Immediate, 2, 7

None

(4) MVI M, data

((H)(L))  $\leftarrow$  (data)

00 110 110

data

Imm1reg  
indirect, 3, 10

None

⑤ LXI rp,data16  
 higher order reg ← (rh) ← (byte 3)  
 & H in HL  
 $(r1) \leftarrow (\text{byte } 2)$

00 RP 0001

byte 2 } data16  
byte 3 }

None

Immediate, 3, 10

⑥ LHDJ addr

 $(L) \leftarrow ((\text{byte } 3)(\text{byte } 2))$  $(H) \leftarrow ((\text{byte } 3)(\text{byte } 2) + 1)$ Contents of mem location  
mapped to L

&amp; subsequent one to H

00101010

byte 2

byte 3

None

Direct, 5, 16

⑦ LDA addr

 $(A) \leftarrow ((\text{byte } 3)(\text{byte } 2))$ 

★ 1 fetch, 3 reads

00111010

byte 2

byte 3

None

M.T VOM

Direct, 4, 13

1114 STA addr

011 000000

010b,r 1VM

★ Arithmetic

① ADD r

 $(A) \leftarrow (A) + (r)$ 

10000000

Register, 1, 4

Z,S,P,CY,AC

② ADD M

 $(A) \leftarrow (A) + ((H)(L))$ 

10000010

Reg  
Indirect, 2, 7

Z,S,P,CY,AC

## ★ Branch

① IMP addr	11000011	None
(PC) $\leftarrow$ (byte 3)(byte 2)	byte 2	
	byte 3	
	Immediate, 3, 10	

## ★ Condition

	CCC
NZ	000
Z	001
NC	010
C	011
PO (P=0)	100
PE (P=1)	101
PS (S=0)	110
MC (S=1)	111

## ② Icondition addr

If(CCC)	11CCC010	None
(PC) $\leftarrow$ (byte 3)(byte 2)	byte 2	0001
	byte 3	P001
	Immediate, 3, 1011	A001
		P001
		0101

## ★ Stack

① Call addr

11 001101

byte 2

byte 3

Res  
indirect, 5, 18


None

MI

→ Write a program to add 100 (64H) integers stored in memory locations starting from 3000H & store result in memory location 4000H

Label	Memory	Op-Code	MIC Code	MIC in HEX, Data
	1000	MVI B,64H	00 000110	06 64
	1002	LXI H,3000H	00 10 0001	21 00 30
	1005	MVI A,00H	00 111110	3E 00
loop	1007	ADD M	10 0000110	86
	1008	INX H	00 10 0011	23
	1009	DCR B	00 000101	05
	100A	JNZ loop	11 000 010	C2 07 10
	100D	STA 4000H	00 110010	32 00 40
	1010	HLT	0111 0110	76

## \* Register Transfer Language (RTL)



## \* Instruction fetch

t1  $\text{MAR} \leftarrow \text{PC}$

t2  $\text{MBR} \leftarrow \text{memory } (\text{Read})$

$\text{PC} \leftarrow \text{PC} + 1$

t3  $\text{IR} \leftarrow \text{MBR}$

## \* Execute LDA X

t4  $\text{MAR} \leftarrow \text{IR } (\text{address})$

t5  $\text{MBR} \leftarrow \text{memory } (\text{Read})$

t6  $\text{AC} \leftarrow \text{MBR}$

## \* Execute JMP X

t4  $\text{PC} \leftarrow \text{IR } (\text{address})$

\* Consider  $R_1 = R_1 + CM$ . M memory address of the operand. It is a two word instruction. First word opcode 1 second is M. Give RTL.

t1 MAR  $\leftarrow$  PC

t2 MBR  $\leftarrow$  memory (Read)

PC  $\leftarrow$  PC + 1

t3 IR  $\leftarrow$  MBR

t4 MAR  $\leftarrow$  PC

t5 MBR  $\leftarrow$  memory (Read)

PC  $\leftarrow$  PC + 1

t6 MAR  $\leftarrow$  MBR

t7 MBR  $\leftarrow$  memory (Read)

t8  $R_1 \leftarrow R_1 + MBR$