

Assignment 2.

Title: CRC (Cyclic Redundancy Check)

Problem statement: write a program for error detection and correction for 7/8 bits ASCII codes using CRC. Demonstrate the packets captured using Wireshark Packet Analyzer Tool for PC to PC mode.

Software and Hardware requirements: C++ compiler, Wireshark Packet Analyzer Tool, i5 processor.

Theory:

In digital systems, the analog signals will change into digital sequence (in form of bits). This sequence of bits is called as "Data Stream". The change in position of single bit also leads to catastrophic (major) error in data output.

• Error:

- i) The data can be corrupted during transmission (from source to receiver).
- ii) It may be affected by external noise or some other physical imperfections.
- iii) In this case, the input data is not same as received output data. This mismatched data is called "Error".

* Types of Error

- i) Single Bit Errors:
- ii) The change in one bit in whole data sequence, is called single bit error.

- i.) Occurrence of single bit error is very rare in serial communication system.
- ii.) This type of error occurs only in parallel communication system, as data is transferred bit wise in single line.

2.] Multiple Bit Data Errors:

- i.) If there is change in two or more bits of data sequence of transmitter to receiver, it is called "Multiple Bit Errors".
- ii.) This type of error occurs in both serial type and parallel type data communication networks.

3.] Burst Errors:


- i.) The change of set of bits in data sequence is called Burst Error.
- ii.) The burst error is calculated in form first bit change to last bit change.

* Error detecting codes.

- i.) In digital communication system errors are transferred from one communication system to another, along with the data.
- ii.) If these errors are not detected & corrected, data will be lost.
- iii.) For effective communication, data should be transferred with high accuracy.

* Error detecting codes.

- 1.) Parity checking
- 2.) cyclic Redundancy Check (CRC)
- 3.) Longitudinal Redundancy Check (LRC)
- 4.) Check Sum



crc (cyclic redundancy check)

* cyclic Redundancy check (CRC)

- A cyclic code is a linear (n, k) block code with the property that every cyclic shift of a code word results in another code word.
- Here, k indicates the length of the message at transmitter (the number of information bits).
- n is the total length of the message after adding check bits (actual data & check bits).
- They are easily implemented using shift registers with feedback connection.

* Algorithm:

A.] For encoding using CRC.

- the communicating parties agree upon size of message, $M(x)$ and generator polynomial $G(x)$
- If n is order of $G(x)$, n bits are appended to lower order of $M(x)$. This makes block size bits

- the value of which is $x^4 M(x)$.
- 3.) The block $x^4 M(x)$ is divided by $G(x)$ using modulo 2 division.
 - 4.) The remainder after division is added to $x^4 M(x)$. The result is frame to be transmitted, $T(x)$.

Decoding using CRC

- 1.) The receiver divides the incoming data frame $T(x)$ unit by $G(x)$ using modulo 2 division.
- 2.) Mathematically, if $E(x)$ is error, then modulo 2 division of $[M(x) + E(x)]$ by $G(x)$ is done.
- 3.) If there is no remainder, data frame is accepted.
- 4.) A remainder indicates an error, and data frame is rejected.

* Example.

Sender side	Receiver side	Accept/Reject
1.) Data : 1010101 CRC : 00 Divisor : 100 Transmitted : 101010100	Received : 101010100 Remainder : 00	Accept
2.) Data : 10011 Divisor : 1101 CRC : 011 Transmitted : 10011011	Received : 10011011 Remainder : 001	Reject

Conclusion:

Error detection & correction using CRC was studied & implemented successfully.