

	Assignment 5  Page Page
٧/١.١	what are the values of control signals  generated by the control in Figure 4.2  Jor the above instruction.  Instruction = AND Rd, Rs, Rt
	PC Addr Enstru Registers
	Solution:
	BSnc will look to negister  Opsel will tell ALU to AND  Mem W is Jalse, memory is not touched.  Regul is true is true, negister Rd is written  WBSnc is will set to use output from ALU  as data Regulst is Rd
OPCG.	P(Snc is PC+4 since rejumps accus.  See ExtSel BSnc OpSel Memb Reglu wsc Reg Doth Rose  ** Roy Func no yes ALUNG no Scanner



4.1.2	Lunction for this instruction
	Solution:
ANS	Solution:  PC, instructor mem, ALU, registers  We are not using memory or jumping
11.1.3	Which resource (II k) and a landa
9.11.5	Which resources (blocks) produce outputs, but their outputs are not used for this instruction which resources produce no outputs for
0 \	this instruction?
Hos	From my observation  Branch Add
	2) Data memory
	produce outputs but are redundant.
	the transfer of the state of th
2	and a gradient and the state of



	al a multiplier to ALU
4.3.1	Consider the addition of a multiplier to ALU
	This addition will add 300 ps to the latency of the ALU and will add a result
_	latency of the ALU and with
	cost of 600 to the ALU The result
	Since we will no longer the
	the MUL instruction.
4,3.1	
	without this improvement?
	I mam Add Mux ALU Regs Irren Carrel
	Latency 400 100 30 120 200 350 100
	Cost 1000 30 10 100 200 2000 500
	named to the second of the sec
	clock cycle time = dock ou
	clockcycle rate
	<del>CP</del>
	clock cycle time = 133 ops (without)
	clock cycle time = 1330+300= 1630 ps
	(with)
	Explaination: Gritical path for Iw instruction
	n stuctice
-	Imem -> Regs -> Mux -> Alu -> Dmem -> Mux -> Regs 400 +200 + 30 + 120 + 350 + 30 + 200
	400 +200 + 30 + 120 + 250 20 20 1
	1330

