Caches are important to providing a high-performance memory hierarchy to processors Below is a list of 32-bit memory adress seperences, given as a word addresses 3, 180,43,2,191, 888, 190, 14, 181, 44, 44, 5.2.1 For each of these references, identify the binary direct - mapped cache with 160ne word blocks Also list if each preferences is a hit
on a miss assuming the cache offits
is initially empty Fach block is given to be I word see So
there is only I word in the block. This there is enly I world in the DIOCK. This shows thet there is no need to have an offset bit which is seen 2 18 = 1

Number of offset 5 bits = 0

Cache = 16

Index Using 4 bits 2 = 16

Rest of bits = 32-4-0 = 28 bits the binary address, tag bts The hit/miss depends on comparing

| <u> </u> | | | R I | Mu | | | | | | | |
|--|-----------|--|---|-------------|--|--|--|--|--|--|--|
| Decimal | Binary 1 | Tag | Index | Hit or Mire | | | | | | | |
| Address | Address | (8h,7+24) | Act of the second | 1 4 4 4 4 4 | | | | | | | |
| 5 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | . s shan | Total State of the Control of the Co | 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - | | | | | | | | |
| 3 | 1100 0000 | 0000 | 0011 | Miss | | | | | | | |
| 180 | 10110100 | 1011 | 0100 | Miss | | | | | | | |
| 143 | 00101011 | 0010 | 1011 | Miss | | | | | | | |
| 2 | 000000 | 0000 | 0010 | Miss | | | | | | | |
| 191. | 1011 1111 | 10 11 | 1111 | Miss | | | | | | | |
| 88 | 0 101 100 | | 1000 | Miss | | | | | | | |
| 190 | 1011 1110 | 1 | 1110 | Miss | | | | | | | |
| 14 | 0000 1210 | | 1110 | Miss | | | | | | | |
| 181 | 1011010 | 01 10 11 | 0101 | Miss | | | | | | | |
| 44 | 001011 | | 1100 | Miss | | | | | | | |
| 186 | 101110 | | | Miss | | | | | | | |
| 253 | 1111 110 | 1 1171 | 1101 | Miss | | | | | | | |
| Proceedings I add to make a superior | | | | | | | | | | | |
| 1 | 3 | 1 | . 1 | | | | | | | | |
| 0 t | Q | | 1014 | | | | | | | | |
| The memory reference 3 is Jirst & | | | | | | | | | | | |
| then 4 | 2 17000 0 | O O make | 30/010 | | | | | | | | |
| | | | | | | | | | | | |
| Jourd . So a miss | | | | | | | | | | | |
| | | | | | | | | | | | |
| The factions of remaining memory | | | | | | | | | | | |
| are not utilized in any upper levels | | | | | | | | | | | |
| of memory | | | | | | | | | | | |
| The state of the s | | | | | | | | | | | |
| and the second of the second o | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | 4 | A real | | | | | | | | |

5.2.2. For each of these references identify binary address, the tag of the index given a direct-mapped cache with two word blocks of a total of 8 blocks Also list if each reference is hit or a miss., assuming cache is empty. Size of tag = 32 1+ (n+m+2) N= number of index bits N=3 M = word bits within block M= 1 = 32 - (3 + 1 + 2)index values using 3 bit = 2 = 8

i. The last 3 bits after performing
the shift are considered as index bits. (Shift Dight by 1bit) modulo (No. of blocks)

| | | T | Index | H1+/ | | | |
|---------|---------------------|--------|--------|-------|--|--|--|
| Decimal | Binary address | Tay | | miss | | | |
| Address | _ | , | | | | | |
| , * - | Lange of the second | | 1 3000 | 1 | | | |
| 3 | 0000 0011 | 0000 | 001 | Miss | | | |
| 180 | 1011 0100 | 1011 | 010 | Miss | | | |
| 43 | 0010 1011 | 0010 | 101 | Miss | | | |
| 2 | 0000 0000 | 0000 | 001 | Hit | | | |
| 191 | 1011 1111 | 1011 | 1110 | 2210 | | | |
| 88 | 010) 1000 | 010) | 100 | Miss | | | |
| 190 | 1011 1110 | 1011 | (1) | H;+ | | | |
| 14 | 0000 1110 | 0000 | 111 | Miss | | | |
| 181 | 10110101 | 1017 | 010 | Hit | | | |
| 44 | 0010 1100 | 0011 | 110 | Miss | | | |
| 186 | 1011 1010 | 101) | 101 | Miss | | | |
| 253 | 1111 1100 | 111112 | 110 | 72, M | | | |
| | | | | | | | |
| | ((+ 1 + | 2 - اگ | | - | | | |
| | | 5 2 | | | | | |
| | 4 | | | | | | |
| | | | | | | | |