



5	. Find the odd flag in the following:
1	A: Zero
	B: Carry
	C: Half Carry
	D: Dirty Bit
OA OB OC OI	Clear Answer Mark For Review
6	. Which of the following instruction will copy decimal 10 to accumulator?
	A: MVI A, #0AH
	B: MVI A, #10H
	C: MVI #10H, A
	D: MOV A, #10H
OA OB OC O	Clear Answer Mark For Review
7	. Serial interface in 8051 has following serial communication mode
1	A: one full duplex synchronous and three half duplex asynchronous
	B: three full duplex asynchronous and one half duplex synchronous
	C: four asynchronous UART modes
	D: four synchronous serial
OA OB OC O	D Clear Answer Mark For Review
8	. An interrupt driven IO is used
	A: to handle synchronous input-outputs
	B: as interrupt service routine executes fast
	C: because the events are asynchronous and during the interval for wait for data
	the processor can perform other tasks
	D: because the events are synchronous and processor can simultaneously
	perform other tasks

9. Dhrystone is a

- A: benchmarking program, which measures the performance of a processor for processing integers and strings (characters)
- B: unit of performance with 1 MIPS = 1957 Dhrystone/s
- benchmarking program, which measures a C program performance for processing integers
- D: program for strings processing in DSPs



- 10. A processor having Harvard architecture in main memory has
 - (i) distinct address spaces for accessing the program memory and data memory,
 - (ii) distinct control signals for accessing the program memory and data memory,
 - (iii) distinct processor instructions for accessing the program memory and data memory,
 - (iv) distinct data paths for the bytes for data and for the program,
 - (v) helps easier handling of streams of data that are required to be accessed in cases of single instruction multiple data type instructions and DSP instructions.
 - A: all correct
 - B: i, iii, iv and v
 - C: i, ii, iv
 - D: i, iii and iv



11. Consider the following program segment for a hypothetical CPU having three
user registers R1, R2 and R3.

Instruction	Operation	Instruction Size(in words)
MOV R1, 5000;	R1 <= Memory[5000]	2
MOV R2, (R1);	R2 <= Memory[(R1)]	1
ADD R2, R3;	R2 <= R2 + R3	1
MOV 6000, R2;	Memory [6000] <= R2	2
HALT	Machine halts	1
1 2		perations be as follows: Register to

Let the clock cycles required for various operations be as follows: Register to/ from memory transfer: 3 clock cycles ADD with both operands in register: 1 clock cycle Instruction fetch and decode: 2 clock cycles per word The total number of clock cycles required to execute the program is

A: 24

B: 29

C: 20

D: 23

OAOBOCOD Clear Answer


12. What are the states of the Auxiliary Carry (AC) and Carry Flag (CY) after executing
the following 8085 program?
MVI A, FFH
MVI B, 01H
MOV H, A
ADD B
A: AC = 0 and CY = 0
B: AC = 0 and CY = 1
C: AC = 1 and CY = 0
D: AC = 1 and CY = 1

Mark For Review

7,000 Dec 100	e states of the Sign Carry (S) and Parity Flag (P) after executing the 85 program?
MVI B, 01H	
SUB B	
A: S = 0 an	d P = 0
B: S = 0 an	d P = 1
C: S = 1 an	d P = 0
D: S = 1 an	d P = 1
○ A ○ B ○ C ○ D Clear Answe	r Mark For Review
14. Which one	of the following is not a vectored interrupt?
A: TRAP	
B: INTR	
C: RST 7.5	
D: RST 3	
A B C D Clear Answer	er Mark For Review
CACBCCB Clear Allowe	indik i of iveview
15. In 8085 mid following lo	croprocessor, the RST6 instruction transfer programme execution to cation
A: 0030H	
B: 0024H	
C: 0048H	
D: 0060H	
A B C D Clear Answer	er Mark For Review
ON OD OOD Clear Allswe	Mark of Neview


16. Groups of flipflops, used to store information are called


- A: Registers
- **B**: Resistors-Capacitor Memory
- C: Charged Capacitor Memory
- D: Logic Families





18.A 6 bit DAC has a current output. For a digital input of 110010, the output current of 15mA is produced. What is the Output Current when the digital input is 111001
A: 20mA B: 17.1mA C: 188.1mA D: 13.3mA
O A O B O C O D Clear Answer Mark For Review
19.A motor has an rpm range of 0 – 1000 rpm. In using a 9 bit DAC what will be the maximum error in resolution, when an output voltage of 737 rpm is to be generated
A: 1.957 rpm B: 0.789 rpm C: 1.953 rpm D: 1.168 rpm
OAOBOCOD Clear Answer Mark For Review
20. The error in an ADC is often termed as
A: ADC Error B: Bit Error Rate C: Quantization Error D: Feedback Error
O A O B O C O D Clear Answer Mark For Review
21. What is the binary equivalent of the octal number (7263)?
A: 111010110011 B: 011100100110 C: 011110010111 D: 111000101111
● A ○ B ○ C ○ D Clear Answer Mark For Review

	22. What is the decimal sum of the two binary numbers (1100011000) and (0011100111)?
	A: 1024 B: 1023 C: 1012 D: 1234
OA OB OC	D Clear Answer Mark For Review
	23. The two's complement of a number is (10101100). What is the decimal number?
IV	A: 0x84 B: 0x24 C: 0x54 D: 0xAC
• A • B • C •	D Clear Answer Mark For Review 24. The number of bits required to represent the decimal number 12547 using Binary Coded Decimal numbers is?
	A: 14 B: 10 C: 16 D: 20
• A • B • C	D Clear Answer Mark For Review
	25. Which of the following is the fastest logic family?
	A: CMOS B: TTL C: ECL D: DTL
• A • B • C •	D Clear Answer Mark For Review











- A: T Flip-flop
- B: D Flip-flop
- C: Positive Edge Triggered D Flip-flop
- D: Negative Edge Triggered D Flip-flop




35. For the flip-flop shown in the figure below, what is the output state Q(t+1) for the input sequences shown in the truth table?





	J	K		Q(t+1)
	0	0	8	
	0	1		
1	1	0		
	1	1		

- A: 0, 1, 0, 0
- B: 0, 1, 1, 1
- C: 0, 0, 1, 1
- D: 1, 1, 0, 0











46. Which one represents CMOS NAND gate?





49. Which of the below option is correct? A: RISC architecture is LOAD-STORE architecture. B: RISC architecture is more compiler intensive while CISC architecture is compiler friendly. C: RISC processors have reduced number of instruction classes while CISC architecture have huge number of instruction classes. D: All of the above. OAOBOCOD Clear Answer Mark For Review 50. There is a 32-bit addressed CPU sub-system with 4-KB, 4-way associative L1 cache; and 4-word cache line size. How many cache line entries would be present in each way? A: 32-cache lines B: 1024-cache lines C: 64-cache lines D: 256-cache lines OAOBOCOD Clear Answer Mark For Review