

Adder Design

AND and OR Gates




а	b	С
0	0	0
0	1	0
1	0	0
1	1	1




a	b	C
0	0	0
0	1	1
1	0	1
1	1	1

Inverter - NOT Gate








а	b
0	1
1	0

Logic Gates

Туре	Representation	Truth Table
AND	x — z	X Y Z 0 0 0 0 1 0 1 0 0 1 1 1
OR	x — z	X Y Z 0 0 0 0 1 1 1 0 1 1 1 1
NOT	х — у	<u>x</u> <u>y</u> <u>0</u> <u>1</u> 1

A Full Adder




Inputs		Outputs		
Xi	Уi	Cin	Cout	Zi
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Implementation 1

- zi = xi'yi'Cin + xi'yiCin' + xiyi'Cin' + xiyiCin
- Implementation:


Inputs		Outputs		
Xi	уi	Cin	Cout	Zi
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Implementation 2

- Zi = (Xi+yi+Cin)(Xi+yi'+Cin')(Xi'+yi+Cin')(Xi'+yi'+Cin)
- Implementation:

Inputs		Outputs		
Xi	уi	Cin	Cout	Zi
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



An Example

1001000 +1100011 10101011

Implementation:

