DESIGN OF MULTILEVEL NETWORKS

- Design of multilevel networks
- Transformations to satisfy constraints

  (no. of gate inputs, network size, and network delay)
- Design of networks with XOR and XNOR gates
- Design of networks with multiplexers (MUXes)

Design more complex than for two-level networks

- No standard form
- Several requirements have to be met simultaneously
- Several outputs have to be considered
- CAD tools (logic synthesis) used

A design procedure

1. Obtain SP or PS expressions for the functions of the system

2. Transform the expressions (or the corresponding two-level networks) so that the requirements are met

3. Replace AND and OR gates by NAND and NOR when appropriate

Several iterations might be needed

Typical transformations to meet network requirements

Size of network

- Size : number of gates and number of gate inputs

- Number of gates reduced by
  1. *factoring*
  2. Subexpressions shared by several network outputs

Example 6.1: 1-bit comparator

Inputs: $x, y \in \{0, 1\}$

$c \in \{\text{GREATER}, \text{EQUAL}, \text{LESS}\}$

Output: $z \in \{\text{GREATER}, \text{EQUAL}, \text{LESS}\}$

Function:

$$z = \begin{cases} \text{GREATER} & \textbf{if} \quad x > y \ \textbf{or} \ (x = y \ \textbf{and} \ c = \text{GREATER}) \\ \text{EQUAL} & \textbf{if} \quad x = y \ \textbf{and} \ c = \text{EQUAL} \\ \text{LESS} & \textbf{if} \quad x < y \ \textbf{or} \ (x = y \ \textbf{and} \ c = \text{LESS}) \end{cases}$$



Figure 6.1: Comparator

Coding:

c	c_2	c_1	c_0
z	z_2	z_1	z_0
GREATER	1	0	0
EQUAL	0	1	0
LESS	0	0	1

		x, y			
		00	01	10	11
c	100	100	001	100	100
	010	010	001	100	010
	001	001	001	100	001

z

Expressions:

$$\begin{aligned} z_2 &= xy' + xc_2 + y'c_2 \quad G \\ z_1 &= (x' + y)(x + y')c_1 \quad E \\ z_0 &= x'y + x'c_0 + yc_0 \quad S \end{aligned}$$

Resulting two-level network:

7 AND and 4 OR gates (22 equivalent gates) and 25 gate inputs

Reducing network size (cont.)

Define:

$$
\begin{aligned}
t &= (x + y') \\
w &= (x' + y) \\
z_2 &= xy' + tc_2 \\
z_1 &= twc_1 \\
z_0 &= x'y + wc_0
\end{aligned}
$$

- Size: 18 equivalent gates
- Further reduction: NAND network – 9 equivalent gates



Figure 6.2: 1-bit comparator implementations

Example: Incrementer

A two-level implementation:

$$
\begin{aligned}
z_5 &= x_5x_4' + x_5x_3' + x_5x_2' + x_5x_1' + x_5x_0' + x_5'x_4x_3x_2x_1x_0 \\
z_4 &= x_4x_3' + x_4x_2' + x_4x_1' + x_4x_0' + x_4'x_3x_2x_1x_0 \\
z_3 &= x_3x_2' + x_3x_1' + x_3x_0' + x_3'x_2x_1x_0 \\
z_2 &= x_2x_1' + x_2x_0' + x_2'x_1x_0 \\
z_1 &= x_1x_0' + x_1'x_0 \\
z_0 &= x_0'
\end{aligned}
$$

- Two-level network:
  6 NOT 20 AND , 5 OR gates, and 76 gate inputs

Factoring

$$
\begin{aligned}
z_5 &= x_5(x_4' + x_3' + x_2' + x_1' + x_0') + x_5' x_4 x_3 x_2 x_1 x_0 \\
z_4 &= x_4(x_3' + x_2' + x_1' + x_0') + x_4' x_3 x_2 x_1 x_0 \\
z_3 &= x_3(x_2' + x_1' + x_0') + x_3' x_2 x_1 x_0 \\
z_2 &= x_2(x_1' + x_0') + x_2' x_1 x_0 \\
z_1 &= x_1 x_0' + x_1' x_0 \\
z_0 &= x_0'
\end{aligned}
$$

- Four-level network (NOT-OR-AND-OR):

  6 NOT 10 AND and 9 OR gates, and 54 gate inputs

The fan-in of gates

- Fan-in of gates $\Leftrightarrow$ number of operands per operator
- Reduced by decomposing a large gate into several smaller gates
- AND and OR are associative,

$$a + b + c + d + e + f = (a + b + c) + (d + e + f)$$

Incrementer with max fan-in of 3

Terms to decompose:

$$(x'_4 + x'_3 + x'_2 + x'_1 + x'_0) = (x'_4 + x'_3 + r_{210})$$
$$(x'_5 x_4 x_3 x_2 x_1 x_0) = x'_5 a_{43} a_{210}$$
$$(x'_3 + x'_2 + x'_1 + x'_0) = x'_3 + r_{210}$$
$$(x'_4 x_3 x_2 x_1 x_0) = x'_4 x_3 a_{210}$$

$$\begin{aligned}
z_5 &= x_5(x'_4 + x'_3 + r_{210}) + x'_5 a_{43} a_{210} \\
z_4 &= x_4(x'_3 + r_{210}) + x'_4 x_3 a_{210} \\
z_3 &= x_3 r_{210} + x'_3 a_{210} \\
z_2 &= x_2(x'_1 + x'_0) + x'_2 x_1 x_0 \\
z_1 &= x_1 x'_0 + x'_1 x_0 \\
z_0 &= x'_0
\end{aligned}$$

- More gates and more levels:
  6 NOT, 18 NAND, 3 NOR, size: 31 equivalent gates



Figure 6.3: Reducing the number of gate inputs

Output load of a gate (Example 6.4)

Example $z_i = w\ x\ y_i \qquad 0 \leq i \leq 63$



Figure 6.4: Reducing the output load

- Output load of NAND producing $w \cdot x$
  $64L$ (L is load factor of NOR gate)

- Propagation delay (high to low) between x and z_i (load 5 at output):

$$(0.05 + 0.038 \times 64) + (0.07 + 0.016 \times 5) = 2.63ns$$

  - Use buffers

Gate type	Fan-in	Propagation delays		Input factor	Size
		t_{pLH} [ns]	t_{pHL} [ns]	[Standard loads]	[equiv. [gates]
Buffer	1	$0.15 + 0.006L$	$0.19 + 0.003L$	2	4
Inv. Buf.	1	$0.04 + 0.006L$	$0.05 + 0.006L$	4.7	3

- Delay:

$$(0.05 + 0.038 \times 4) + (0.15 + 0.006 \times 32) + (0.07 + 0.016 \times 5) = 0.69ns$$

Example: Even parity circuit – alternatives

Input: $\underline{x} = (x_7, x_6, \ldots, x_0), \quad x_i \in \{0, 1\}$

Output: $z \in \{0, 1\}$

Function: $z = \begin{cases} 1 & \textbf{if} \quad \Sigma_{i=0}^{7} x_i \text{ is even} \\ 0 & \textbf{otherwise} \end{cases}$

Implementation 1: Two-level network.

CSP: 128 minterms – no reduction possible

Cost: 128 AND gates and one OR gate

Each AND gate 8 inputs, OR gate 128 inputs

Not practical: large number of gates, large fan-in

Implementation 2: Divide into two parts

$$P(\underline{x}) = P(\underline{x}_l)P(\underline{x}_r) + P'(\underline{x}_l)P'(\underline{x}_r)$$



Figure 6.5: Network with fan-in=4

Summary of alternative implementations of parity function

Table 6.2: Characteristics of alternative implementations for the parity function

Impl.	Network input load	Gates				No. levels
		Type	Fan-in	Fan-out	Number	
1	64	AND	8	1	128	2
		OR	128	-	1	
2	4	AND	4	1	16	6
		OR	4	1	4	
		OR	2	1	3	
		AND	2	1	2	
		NOT	1	1	2	

Networks with XOR and XNOR gates

Example: 8-input odd-parity checker

Input: $\underline{x} = (x_7, \ldots, x_0), x_i \in \{0, 1\}$
Output: $z \in \{0, 1\}$

Function: $z = \begin{cases} 0 & \text{if number of } 1'\text{s in } \underline{x} \text{ is even} \\ 1 & \text{if number of } 1'\text{s in } \underline{x} \text{ is odd} \end{cases}$



Figure 6.6: Odd-parity checker

$$z = x_7 \oplus x_6 \oplus x_5 \oplus x_4 \oplus x_3 \oplus x_2 \oplus x_1 \oplus x_0$$

Example: 32-bit equality comparator

Input: $\underline{x} = (x_{31}, \ldots, x_0), x_i \in \{0,1\}$
$\underline{y} = (y_{31}, \ldots, y_0), y_i \in \{0,1\}$

Output: $z \in \{0,1\}$

Function: $z = \begin{cases} 1 \textbf{ if } x_i = y_i \text{ for } 0 \leq i \leq 31 \\ 0 \textbf{ otherwise} \end{cases}$

$$z = AND(XNOR(x_{31}, y_{31}), \ldots, XNOR(x_i, y_i), \ldots, XNOR(x_0, y_0))$$



Figure 6.7: 32-bit equality comparator

Networks with 2-input multiplexers

- 2-input *multiplexer* (MUX): $z = MUX[x_1, x_0, s] = x_1 \cdot s + x_0 s'$

- Set {MUX } is universal (constants 0 and 1 available)

$$NOT(x) = MUX[0, 1, x] = 0 \cdot x + 1 \cdot x' = x'$$
$$AND(x_1, x_0) = MUX[x_1, 0, x_0] = x_1 x_0 + 0 \cdot x_0' = x_1 x_0$$



Figure 6.8: 2-input multiplexer and NOT and AND gates

Implementation of SFs with network of MUXes

- *Shannon's decomposition* (SD)

$$\begin{aligned} f(x_{n-1}, x_{n-2}, \ldots, x_0) &= f(x_{n-1}, x_{n-2}, \ldots, 1) \cdot x_0 \\ &+ f(x_{n-1}, x_{n-2}, \ldots, 0) \cdot x_0' \end{aligned}$$

$$\begin{aligned} z &= f(x_{n-1}, x_{n-2}, \ldots, x_0) \\ &= MUX[f(x_{n-1}, x_{n-2}, \ldots, x_1, 1),\ f(x_{n-1}, x_{n-2}, \ldots, x_1, 0),\ x_0] \end{aligned}$$

Example:

$$z = x_3(x_2 + x_0)x_1 = MUX[x_3x_1,\ x_3x_2x_1,\ x_0]$$

- Obtain a tree of multiplexers by repeated use of SD



Figure 6.9: a) Realization of Shannon's decomposition with multiplexer; b) Repeated decomposition.

Example 6.8

- Implement $f(x_3, x_2, x_1, x_0) = z = x_3(x_1 + x_2x_0)$ with MUX tree
  - Decompose with respect to x_2, x_1, x_0

$$
\begin{array}{ll}
f(x_3,0,0,0) = 0 & f(x_3,0,0,1) = 0 \\
f_(x_3,0,1,0) = x_3 & f(x_3,0,1,1) = x_3 \\
f_(x_3,1,0,0) = 0 & f(x_3,1,0,1) = x_3 \\
f_(x_3,1,1,0) = x_3 & f(x_3,1,1,1) = x_3
\end{array}
$$

  - Eliminate redundant MUXes

- Ordering of variables in subtrees affects the number of MUXes



Figure 6.10: