#### DESIGN OF GATE NETWORKS

- Design of two-level networks:
   AND-OR and OR-AND networks
- Minimal two-level networks
   Karnaugh maps
   Minimization procedure and tools
   Limitations of two-level networks
- Design of two-level NAND-NAND and NOR-NOR networks
- Programmable logic: PLAs and PALs.

### Implementation:

Level 1 (optional) NOT gates

Level 2 AND gates

Level 3 OR gates

#### Literals

(uncomplemented and complemented variables)

NOT gates (if needed)

Products: AND gates

Sum: OR gate

Multioutput networks: one OR gate is used for each output

Product of sums networks - similar

#### Modulo-64 incrementer

Input: 
$$0 \le x \le 63$$

Output:  $0 \le z \le 63$ 

Function:  $z = (x+1) \mod 64$ 

#### Radix-2 representation

$$z_i = \begin{cases} 1 & \textbf{if} \quad (x_i = 1 \text{ and } there \ exists \ j < i \ such \ that \ x_j = 0) \\ & \textbf{or} \quad (x_i = 0 \ \textbf{and} \ x_j = 1 \ for \ all \ j < i) \\ 0 & \textbf{otherwise} \end{cases}$$

$$z_{5} = x_{5}(x'_{4} + x'_{3} + x'_{2} + x'_{1} + x'_{0}) + x'_{5}x_{4}x_{3}x_{2}x_{1}x_{0}$$

$$= x_{5}x'_{4} + x_{5}x'_{3} + x_{5}x'_{2} + x_{5}x'_{1} + x_{5}x'_{0} + x'_{5}x_{4}x_{3}x_{2}x_{1}x_{0}$$

$$z_{4} = x_{4}x'_{3} + x_{4}x'_{2} + x_{4}x'_{1} + x_{4}x'_{0} + x'_{4}x_{3}x_{2}x_{1}x_{0}$$

$$z_{3} = x_{3}x'_{2} + x_{3}x'_{1} + x_{3}x'_{0} + x'_{3}x_{2}x_{1}x_{0}$$

$$z_{2} = x_{2}x'_{1} + x_{2}x'_{0} + x'_{2}x_{1}x_{0}$$

$$z_{1} = x_{1}x'_{0} + x'_{1}x_{0}$$

$$z_{0} = x'_{0}$$




Figure 5.1: NOT-AND-OR modulo-64 incrementer network.

• Two types of two-level networks:

AND-OR **network** ⇔ Sum of products (NAND-NAND network)
OR-AND **network** ⇔ Product of sums (NOR-NOR network)




Figure 5.2: AND-OR and OR-AND networks.

$$E(x_2, x_1, x_0) = x_2' x_1' x_0 + x_2 x_1 + x_1 x_0'$$

$$E(x_2, x_1, x_0) = (x_2' + x_1)(x_1 + x_0')(x_2 + x_1' + x_0)$$

- 1. Inputs: uncomplemented and complemented
- 2. Fanin unlimited
- 3. Single-output networks
- 4. Minimal network:

minimum number of gates with minimum number of inputs (minimal expression: min. number of terms with min. number of literals)




Figure 5.3: Networks with different cost to implement  $f(x_2, x_1, x_0) = one\text{-set}(3,6,7)$ .

Equivalent but different cost

$$E_1(x_2, x_1, x_0) = x_2' x_1 x_0' + x_1' x_0 + x_2 x_0$$

$$E_2(x_2, x_1, x_0) = x_2 x_1 x_0 + x_2' x_1 x_0' + x_2' x_1' x_0 + x_2 x_1' x_0$$

- Both minimal SP and PS must be obtained and compared
- Basis:

$$ab + ab' = a$$
 (for sum of products)  
 $(a + b)(a + b') = a$  (for product of sums)

- 2-dimensional array of cells
- n variables  $\longrightarrow 2^n$  cells
- ullet cell  $i \longleftrightarrow assignment i$   $adjacency\ condition$  any set of  $2^r$  adjacent rows (columns): assignments differ in r variables
- representing switching functions
- representing switching expressions
- graphical aid in simplifying expressions




Figure 5.4: K-Maps




Figure 5.5: K-map for five variables

# Representation of switching functions

$$f(x_2, x_1, x_0) = one\text{-set}(0, 2, 6)$$

$$f(x_3, x_2, x_1, x_0) = zero\text{-}set(1,3,4)$$
 6,10,11,13)

$$x_{3}$$
 $x_{1}$ 
 $x_{1}$ 
 $x_{2}$ 
 $x_{3}$ 
 $x_{1}$ 
 $x_{2}$ 
 $x_{3}$ 

$$f(x_2, x_1, x_0) = [one\text{-}set(0,4,5), \\ dc\text{-}set(2,3)]$$

$$x_{2} = \frac{x_{0}}{1 \cdot 0 - -}$$
 $x_{1} = \frac{x_{0}}{1 \cdot 1 \cdot 0 \cdot 0}$ 

- 1. Minterm  $m_i$  corresponds to 1-cell with label j.
- 2. Product term of n-1 literals  $\longleftrightarrow$  rectangle of two adjacent 1-cells.

$$x_3x_1'x_0 = x_3x_1'x_0(x_2 + x_2')$$

$$= x_3x_2x_1'x_0 + x_3x_2'x_1'x_0$$

$$= m_{13} + m_9$$




Figure 5.6

3. Product term of n-2 literals  $\longleftrightarrow$  rectangle of four adjacent 1-cells.

$$x_3x_0 = x_3x_0(x_1 + x_1')(x_2 + x_2')$$

$$= x_3x_2'x_1'x_0 + x_3x_2'x_1x_0 + x_3x_2x_1'x_0 + x_3x_2x_1x_0$$

$$= m_9 + m_{11} + m_{13} + m_{15}$$




Figure 5.6

4. Product term of n-s literals  $\longleftrightarrow$  rectangle of  $2^s$  adjacent 1-cells.





Figure 5.7: Representation of product of n - (a + b) variables.




Introduction to Digital Systems


# Sum of products

represented in a K-map by the union of rectangles

$$E(x_3, x_2, x_1, x_0) = x_3' x_2 x_1 + x_2' x_1 x_0 + x_0'$$



$$E(a,b,c) = ab + ac + b'c'$$



0-cell 13 corresponds to the maxterm

$$M_{13} = x_3' + x_2' + x_1 + x_0'$$

Rectangle of  $2^a \times 2^b$  0-cells  $\longleftrightarrow$  sum term of n-(a+b) literals

Implicant: product term for which f=1





Figure 5.9: Implicant representation.

Implicants:  $x_3'x_2'x_1'x_0$ , all product terms with  $x_3$ .

Prime Implicant: Implicant not covered by another implicant.


Prime implicants:  $x_2'x_1'x_0$ ,  $x_3$ 


a) 
$$f(x_2, x_1, x_0) = one\text{-set}(2,4,6)$$



Pls:  $x_2x'_0$  and  $x_1x'_0$ 

b) 
$$f(x_2, x_1, x_0) = one\text{-set}(0, 1, 5, 7)$$





Pls:  $x_2x_0$ ,  $x_1x_0$ ,  $x_3x_2x_1'$ , and  $x_3'x_2'x_1'x_0'$ 





Figure 5.10: Minimal sum of products and prime implicants.

$$E(x_2, x_1, x_0) = x_2 x_1' x_0' + x_2 x_1 x_0' + x_1 x_0'$$




not PIs:  $x_2x_1'x_0'$  and  $x_2x_1x_0'$ 

PI:  $x_2x'_0$ ,  $x_1x'_0$ 

reduced SP:  $E(x_2, x_1, x_0) = x_2 x_0' + x_1 x_0'$ 

# Essential Prime Implicants (EPI)

 $p_e(\underline{a}) = 1$  and  $p(\underline{a}) = 0$  for any other PI p



EPIs:  $x_1'x_0'$  and  $x_1x_0$ 


non-essential:  $x_2x_1$ ,  $x_2x'_0$ .

All EPIs are included in a minimal SP

- 1. Determine all Pls
- 2. Obtain the EPIs
- 3. If not all 1-cells covered, choose a cover from the remaining PIs


Find a minimal SP:

a) 
$$E(x_3, x_2, x_1, x_0) = x_3' x_2' + x_3' x_2 x_0 + x_1 x_0$$



- Pls:  $x_3'x_2'$ ,  $x_3'x_0$ , and  $x_1x_0$
- all EPIs
- unique min SP:  $x_3'x_2' + x_3'x_0 + x_1x_0$


b) 
$$E(x_2, x_1, x_0) = \sum m(0, 3, 4, 6, 7)$$



- Pls:  $x_1'x_0'$ ,  $x_1x_0$ ,  $x_2x_0'$ , and  $x_2x_1$
- EPIs:  $x_1'x_0'$  and  $x_1x_0$
- extra cover:  $x_2x_0'$  or  $x_2x_1$
- Two min SPs:


$$x_1'x_0' + x_1x_0 + x_2x_0'$$
 and  $x_1'x_0' + x_1x_0 + x_2x_1$ 

c) 
$$E(x_2, x_1, x_0) = \sum m(0, 1, 2, 5, 6, 7)$$



- ullet PIs:  $x_2'x_1', \ x_2'x_0', \ x_2x_0, \ x_2x_1, \ x_1'x_0$ , and  $x_1x_0'$
- No EPIs
- Two min SPs

$$x_2'x_1' + x_2x_0 + x_1x_0'$$
 and  $x_2'x_0' + x_1'x_0 + x_2x_1$ 



### A minimal SP

$$E(x_3, x_2, x_1, x_0) = x_3 x_0' + x_3' x_0 + x_3' x_2' x_1'$$

Implicate: sum term for which f = 0.

Prime Implicate: implicate not covered by another implicate

Essential prime implicate: at least one "cell" not included in other implicate

$$f(x_3, x_2, x_1, x_0) = zero-set(7,13,15)$$


$\underline{x_0}$							
	1	1	1	1			
	1	1	0	1	$ x_2 $		
$x_3$	1	Q	9	1			
$\omega_3$	1	1	1	1			
			•				

The prime implicates:  $(x'_3 + x'_2 + x'_0)$  and  $(x'_2 + x'_1 + x'_0)$ 

Both essential.

# Procedure for finding min PS

- 1. Determine all prime implicates
- 2. Determine the essential prime implicates
- 3. From set of nonessential prime implicates, select cover of remaining 0-cells



- The prime implicates:  $(x'_0 + x'_2)$  and  $(x_0 + x_2 + x'_1)$
- Both essential, the minimal PS is  $(x'_0 + x'_2)(x_0 + x_2 + x'_1)$


Input:  $x \in \{0, 1, 2, ..., 9\}$ , coded in BCD as

 $\underline{x} = (x_3, x_2, x_1, x_0), \ x_i \in \{0, 1\}$ 

Output:  $z \in \{0, 1\}$ 

Function:  $z = \begin{cases} 1 & \text{if } x \in \{0, 2, 3, 5, 8\} \\ 0 & \text{otherwise} \end{cases}$ 

The values {10,11,12,13,14,15} are "don't cares"



min SP:  $z = x_2'x_1 + x_2'x_0' + x_2x_1'x_0$ min PS:  $z = (x_2' + x_1')(x_2' + x_0)(x_2 + x_1 + x_0')$ 




Figure 5.11: Minimal AND-OR network

## Example 5.15


Input:  $x \in \{0, 1, 2, ..., 15\}$ 

represented in binary code by  $\underline{x} = (x_3, x_2, x_1, x_0)$ 


Output:  $z \in \{0, 1\}$ 

Function: 
$$z = \begin{cases} 1 & \text{if } x \in \{0, 1, 3, 5, 7, 11, 12, 13, 14\} \\ 0 & \text{otherwise} \end{cases}$$

## The K-map:



min SP: 
$$z = x_3'x_0 + x_3'x_2'x_1' + x_2x_1'x_0 + x_3x_2x_0' + x_2'x_1x_0$$
  
min PS:  $z = (x_3' + x_2 + x_1)(x_3 + x_2' + x_0)(x_2 + x_1' + x_0)(x_3' + x_2' + x_1' + x_0')$   
 $Cost(PS) < Cost(SP)$ 



 $Figure \ 5.12: \ \textbf{Minimal OR-AND network}$ 

• Separate network for each output: no sharing Example 5.16

Inputs:  $(x_2, x_1, x_0), x_i \in \{0, 1\}$ 

Output:  $z \in \{0, 1, 2, 3\}$ 

Function:  $z = \sum_{i=0}^{2} x_i$ 

1. The switching functions in tabular form are

$x_2$	$x_1$	$x_0$	$ z_1 $	$z_0$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

2. The corresponding K-maps are



3. minimal SPs:

$$z_1 = x_2x_1 + x_2x_0 + x_1x_0$$
  

$$z_0 = x_2'x_1'x_0 + x_2'x_1x_0' + x_2x_1'x_0' + x_2x_1x_0$$

4. minimal PSs:

$$z_{1} = (x_{2} + x_{0})(x_{2} + x_{1})(x_{1} + x_{0})$$

$$z_{0} = (x_{2} + x_{1} + x_{0})(x_{2} + x'_{1} + x'_{0})$$

$$(x'_{2} + x_{1} + x'_{0})(x'_{2} + x'_{1} + x_{0})$$

5. SP and PS expressions have the same cost




Figure 5.13: Minimal two-output AND-OR network

$$E = p_1 + p_2 + p_3 + \ldots + p_n$$

 $p_1, p_2, \ldots$  are product terms

$$E = (p_1' \cdot p_2' \cdot p_3' \dots p_n')'$$

or

$$E = \text{NAND}(\text{NAND}_1, \text{NAND}_2, \text{NAND}_3, \dots, \text{NAND}_n)$$




Figure 5.15: Transformation of AND-OR network into NAND network

$$z = x'_5(x_4 + x'_3)(x_2 + x_1 + x_0)$$

$$x'_5$$

$$x_4$$

$$x'_3$$

$$x_1$$

$$x_2$$

$$x_1$$

$$x_0$$
(a)
$$x_1$$

$$x_2$$

$$x_1$$

$$x_0$$
(b)

Figure 5.16: Equivalent OR-AND and NOR networks

## Limitations of two-level networks

- 1. The requirement of uncomplemented and complemented inputs If not satisfied, an additional level of NOT gates needed
- 2. A two-level implementation of a function might require a large number of gates and irregular connections
- 3. Existing technologies have limitations in the fan-in of the gates
- 4. The procedure essentially limited to the single-output case
- 5. The cost criterion of minimizing the number of gates is not adequate for many MSI/LSI/VLSI designs

- Standard (fixed) structure
- Customized (programmed) for a particular function
  - during the last stage of fabrication
  - when incorporated into a system
- Flexible use
- More expensive and slower than fixed-function modules
- Other types discussed in Chapter 12




Figure 5.17: Programmable logic array (PLA): a) block diagram; b) logic diagram.

## MOS PLA (OR-AND version)




Figure 5.18: Example of PLA implementation at the circuit level: fragment of a MOS PLA.


## A BCD-to-Gray converter

Inputs:  $\underline{d} = (d_3, d_2, d_1, d_0), d_j \in \{0, 1\}$ 

Outputs:  $g = (g_3, g_2, g_1, g_0), g_j \in \{0, 1\}$ 

## Function:


i	$d_3d_2d_1d_0$	$g_3g_2g_1g_0$	
0	0000	0000	
1	0001	0001	Evarossions
2	0010	0011	Expressions:
3	0011	0010	$g_3 = d_3$
4	0100	0110	$g_2 = d_3 + d_2$
5	0101	0111	$g_1 = d_2' d_1 + d_2 d_1'$
6	0110	0101	$g_0 = d_1 d_0' + d_1' d_0$
7	0111	0100	$g_0 = a_1 a_0 + a_1 a_0$
8	1000	1100	
9	1001	1101	



Note: a PLA chip would have more rows and columns then shown here

Figure 5.19: PLA implementation of BCD-Gray code converter.

Faster, more inputs and product terms compared to PLAs



- × -- programmable connection
- -- connection made

 $Figure \ 5.20: \ \textit{Logic diagram of a PAL}$ 




Figure 5.21: 16-input, 8-output PAL(P16H8)