

VAIBHAV BARBUDDHE

Junior Software Developer — Frappe / ERPNext

+91 973-017-2798 • barbuddhevaibhav@gmail.com • linkedin.com/in/vaibhav-barbuddhe-717770146 • Amravati, Maharashtra

OBJECTIVE

Aspiring software developer with hands-on experience in the Frappe/ERPNext framework and a strong engineering foundation from a background in VLSI design and digital electronics. Skilled in problem-solving, structured logical thinking, and object-oriented programming concepts gained through prior technical work. Currently pursuing Frappe Certified Developer certification and looking to start a career building custom business applications, DocTypes, and workflow automation on the Frappe/ERPNext platform.

FRAPPE / ERPNext EXPERIENCE — 4 MONTHS, HANDS-ON

Frappe/ERPNext Development

Self-driven / Training Projects

- Built and configured custom DocTypes to model business data structures.
- Wrote Client Scripts and Server Scripts to implement business logic and validations.
- Developed a custom Frappe app from scratch, covering basic app architecture and setup.
- Created custom Reports (Query & Script Report types) for data insights.
- Configured Workflows to automate multi-step approval processes.
- Currently pursuing **Frappe Certified Developer** certification to formalize and validate practical skills.

TECHNICAL SKILLS

Frappe / ERPNext	Custom DocTypes, Client & Server Scripts (Python, JavaScript), Custom App Development, Report Building, Workflow Automation, Basic Integrations
Programming & Tools	Python, JavaScript, C/C++ (OOPs, Pointers, Memory Allocation), Git/GitHub (basic), Linux, Windows
Electronics / VLSI Background	Verilog, System Verilog & SVA, UVM, Modelsim, Questasim, VC SpyGlass, RTL Design, Functional & Code Coverage, Assertion-Based Verification

EDUCATION

Bachelor of Engineering (ECE)

2015 – 2019

Prof. Ram Meghe College of Engineering & Management, Amravati • University: SGBAU • CGPA: 7.84

Advanced VLSI Design and Verification Course

July 2023 – Till date

Maven Silicon Softech Pvt Ltd, Bangalore

PRIOR TECHNICAL PROJECTS — ELECTRONICS / VLSI BACKGROUND

Router 1x3 - RTL Design and Verification

HDL: Verilog • HVL: System Verilog • TB Methodology: UVM • Tools: Modelsim, Questasim

- Architected block-level design structure and implemented RTL using Verilog.
- Built a class-based UVM verification environment in System Verilog.
- Generated functional and code coverage for RTL sign-off; synthesized the design.

AHB2APB Bridge Verification

HVL: System Verilog • TB Methodology: UVM • Tools: Questasim, VC SpyGlass

- Architected class-based UVM verification environment and defined the verification plan.
- Verified RTL with test scenarios covering single and burst Read/Write operations.
- Generated functional and code coverage for verification sign-off.

Home Automation using IoT

- Built a smart home control system using Node-MCU (ESP8266 Wi-Fi module).
- Enabled remote control of lights, fans, and sensors via mobile app/web interface.