

# **Signal Java Protocol Examination Using JikesRVM + JI Prolog w.r.t Smart Devices [SD] + IoT + HPC Heterogeneous Systems -> A Simple Suggestion for Novel Algorithms Design.**

## **[ Algorithm - I for Next Gen Systems with Prolog in JVM Environments ]**

Nirmal - Informatics R&D - USA/UK/Israel/Jordan/Armenia/BRICS Group of Nations.  
Current Member - ante Inst UTD Dallas TX USA.  
Contact\_info - hmfg2014@gmail.com

## **[I] Main Idea + Inspiration + Introduction :**

<https://signal.org/> -> an excellent tool -> very useful for investigations.

<https://signal.org/docs/> -> Signal Protocols & related tools.

## **[II] JVM based R&D Informatics Framework :**

Please do generate your own Frame work -> we have given you the clues.We tested the protocol & obtained some good information using RVM.

## **[ Figure I - Algorithm I - JVM based Informatics Framework for Testing in IoT Computing Environments ]**

## **[III] Important References :**

[a] <https://github.com/tejdnk-2019-ShortNotes> -> Lot of examples ready for reading + fine tuning -> With Thanks from Nirmal.

## **[IV] Acknowledgment/s :**

Sincere Thanks to all WHO made this happen in my LIFE.Non-Profit R&D.Inspire Others Always.

## **[V] Conclusion/s with Future Perspectives :**

We are probing some interesting R&D Efforts using JikesRVM/RVM + JI Prolog + Java -> for next generation Smart Devices + IoT + HPC Environments.

**[ THE END ]**