Vienna University of Technology

360.252 Computational Science on Many Core Architectures

Institute for Microelectronics

Exercise 10

Authors:
Camilo Tello Fachin
12127084

Supervisor:
Dipl.-Ing. Dr.techn. Karl Rupp

January 3, 2023

TECHNISCHE
UNIVERSITÄT
WIEN
Vienna University of Technology

Abstract

Here documented the results of Exercise 10.

Contents

1 DIVOC Simulator (0 / 7+2 Points)

1.1 Generate Random Numbers for GPU (0/1 Point)

1.2 RNG on GPU (0/1 Point)

2 Port DIVOC Simulator to GPU (0/4 Points)

2.1 Port Init. Phase to GPU (0/2 Points)

2.2 Port Sim. Phase to GPU (0/2 Points)

3 Develop Performance Model and Compare to Execution Times (0/1 Point)

4 BONUS: Implement a Non-Trivial Refinement (0/2 Points)