





# THE UNIVERSITY OF KANSAS

## **SCHOOL OF ENGINEERING**

## DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

EECS 645 – Computer Architecture

Fall 2016

Homework 02 (Resource Sharing)

Student Name: Tim Elvart Student ID: 2760606

#### **Homework Problem:**

Given a resource that is to be shared by three consumers such that only one consumer has access to the resource at any given time. The policy of access is preemptive with descending priority. More specifically the policy is as follows:

- Priority is determined by the consumer ID (index), i.e. consumer 1 has the highest priority than all other consumers, and consumer 3 has the lowest priority than all other consumers
- When the resource is idle or being accessed by any of the consumers and the consumers simultaneously request the resource, the consumers are scheduled/preempted according to their priority
- Consumers are responsible for saving and restoring their work if preempted (i.e. the controller is simple and does not handle any context switching issues)
- The controller should also be capable of *self-recovery* and handling *race-conditions*

Design a three-consumer arbiter/controller that controls the access to the shared resource and implements the above policy. In the design process, provide the following:

- 1) The system architecture (block diagram) showing the interface ports to the arbiter including the clock and reset signals.
- 2) Finite State Machine (FSM) diagram showing all possible states, transitions, and output values.
- 3) K-maps for internal state and output variables.
- 4) Boolean expressions for internal state and output variables.
- 5) Detailed logic diagram using synchronous memory elements showing internal connections and external interfaces.
- 6) Complete description of the arbiter using both structural and behavioral VHDL.
- 7) Simulation results.




Figure 1: System Architecture

**Table 1: Input Code Assignment** 

Input Com	binations (Inp	out Codes)	Input Description			
REQ_01	REQ_02	REQ_03	input Description			
0	0	0	No resource requests			
0	0	1	Consumer 3 requests resource			
0	1	0	Consumer 2 requests resource			
0	1	1	Consumers 2,3 request resource			
1	0	0	Consumer 1 requests resource			
1	0	1	Consumers 1,3 request resource			
1	1	0	Consumers 1,2 request resource			
1	1	1	Consumers 1,2,3 request resource			

**Table 2: Output Code Assignment** 

		tuble 2: Outp	out Code Assignment				
Output Combinations (Output Codes)			Output Description				
ACK_01	ACK_02	ACK_03	Output Description				
0	0	0	Resource is idle				
0	0	1	Consumer 3 granted access				
0	1	0	Consumer 2 granted access				
0	1	1	Forbidden output				
1	0	0	Consumer 1 granted access				
1	0	1	Forbidden output				
1	1	0	Forbidden output				
1	1	1	Forbidden output				

**Table 3: State Code Assignment** 

State Description	State Codes		
State Description	S_01	S_02	
Resource is idle (No access)	0	0	
Resource used by consumer 1	0	1	
Resource used by consumer 2	1	0	
Resource used by consumer 3	1	1	




Figure 2: State transition diagram

**Table 4: State transition table** 

Next State (S <sub>1</sub> , S <sub>2</sub> )		Inputs (REQ <sub>1</sub> , REQ <sub>2</sub> , REQ <sub>3</sub> )								
		000	001	011	010	110	111	101	100	
	00	00	11	10	10	01	01	01	01	
Current State	01	00	00	00	00	01	01	01	01	
$(S_1, S_2)$	11	00	11	00	00	00	00	00	00	
	10	00	00	10	10	00	00	00	00	

Table 5: K-map for the state variable  $S_1$ 

Next State (S <sub>1</sub> )			Inputs (REQ <sub>1</sub> , REQ <sub>2</sub> , REQ <sub>3</sub> )								
		000	001	011	010	110	111	101	100		
	00	0	1	1	1	0	0	0	0		
Current State	01	0	0	0	0	0	0	0	0		
$(S_1,S_2)$	11	0	1	0	0	0	0	0	0		
	10	0	0	1	1	0	0	0	0		

$$S_1^{next} = \overline{R_1} \overline{R_2} R_3 S_1 S_2 + \overline{R_1} R_3 \overline{S_1} \overline{S_2} + \overline{R_1} R_2 \overline{S_2}$$

Table 6: K-map for the state variable  $S_2$ 

Next State			Inputs (REQ1 , REQ2 , REQ3)								
$(S_2)$	000	001	011	010	110	111	101	100			
	00	0	1	0	0	1	1	1	1		
Current State	01	0	0	0	0	1	1	1	1		
$(S_1,S_2)$	11	0	1	0	0	0	0	0	0		
	10	0	0	0	0	0	0	0	0		

$$S_2^{\textit{next}} = \overline{R_1} \overline{R_2} R_3 \overline{S_1} \overline{S_2} + \overline{R_1} \overline{R_2} R_3 S_1 S_2 + R_1 \overline{S_1}$$

**Table 7: Output transition table** 

Outputs (ACK <sub>1</sub> , ACK <sub>2</sub> , ACK <sub>3</sub> )			Inputs (REQ <sub>1</sub> , REQ <sub>2</sub> , REQ <sub>3</sub> )								
(ACK1, ACK	2, ACK3)	000	001	011	010	110	111	101	100		
	00	000	000	000	000	000	000	000	000		
Current State	01	100	100	100	100	100	100	100	100		
$(S_1, S_2)$	11	001	001	001	001	001	001	001	001		
	10	010	010	010	010	010	010	010	010		

Table 8: K-map for the output variable ACK1

Outputs (ACK <sub>1</sub> )			Inputs (REQ <sub>1</sub> , REQ <sub>2</sub> , REQ <sub>3</sub> )								
		000	001	011	010	110	111	101	100		
	00	0	0	0	0	0	0	0	0		
Current State	01	1	1	1	1	1	1	1	1		
$(S_1,S_2)$	11	0	0	0	0	0	0	0	0		
	10	0	0	0	0	0	0	0	0		

$$ACK_1 = \overline{S_1}S_2$$

Table 9: K-map for the output variable ACK2

Table 7. IX-map for the output variable MCIX2											
Outputs (ACK <sub>2</sub> )			Inputs (REQ <sub>1</sub> , REQ <sub>2</sub> , REQ <sub>3</sub> )								
(ACK)	000	001	011	010	110	111	101	100			
	00	0	0	0	0	0	0	0	0		
Current State	01	0	0	0	0	0	0	0	0		
$(S_1, S_2)$	11	0	0	0	0	0	0	0	0		
	10	1	1	1	1	1	1	1	1		

$$ACK_2 = S_1 \overline{S_2}$$

Table 10: K-map for the output variable ACK<sub>3</sub>

Outputs (ACK <sub>3</sub> )			Inputs (REQ <sub>1</sub> , REQ <sub>2</sub> , REQ <sub>3</sub> )								
		000	001	011	010	110	111	101	100		
	00	0	0	0	0	0	0	0	0		
Current State	01	0	0	0	0	0	0	0	0		
$(S_1, S_2)$	11	1	1	1	1	1	1	1	1		
	10	0	0	0	0	0	0	0	0		

$$ACK_3 = S_1S_2$$

Figure 3: Synchronous logic diagram


#### Structural VHDL code

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY arbiter struct 3cons IS
 PORT(
   REQ_01 : IN
                 std_logic;
   REQ_02: IN std_logic;
   REQ_03: IN std_logic;
   clk: IN std_logic;
   rst : IN std_logic;
   ACK_01: OUT std_logic;
   ACK 02: OUT std logic;
   ACK_03: OUT std_logic
END arbiter_struct_3cons;
ARCHITECTURE struct_priority OF arbiter_struct_3cons IS
 -- Declare current and next state signals
 SIGNAL s1_current, s2_current : std_logic;
 SIGNAL s1_next , s2_next : std_logic;
BEGIN
 memory_elements : PROCESS(clk, rst)
 BEGIN
  IF (rst = '1') THEN
    s1_current <= '0';
    s2_current <= '0';
  ELSIF (clk'EVENT AND clk = '1') THEN
    s1_current <= s1_next;</pre>
    s2_current <= s2_next;
  END IF;
 END PROCESS memory_elements;
 -- state_logic
 --- insert your code here ---
  s1_next <= ((not REQ_01) and (not REQ_02) and REQ_03 and s1_current and s2_current)
  or ((not REQ 01) and REQ 03 and (not s1 current) and (not s2 current))
  or ((not REQ 01) and REQ 02 and (not s2 current));
  s2_next <= ((not REQ_01) and (not REQ_02) and REQ_03 and (not s1_current) and (not s2_current))
  or ((not REQ 01) and (not REQ 02) and REQ 03 and s1 current and s2 current)
  or (REQ_01 and (not s1_current));
  _____
```

Student Name: Tim Elvart	Homework 02
	(Resource Sharing)
output_logic	
insert your code here  ACK_01 <= (not s1_current) and s2_current;  ACK_02 <= s1_current and (not s2_current);  ACK_03 <= s1_current and s2_current;	

END struct\_priority;

### **Simulation Results**



#### **Behavioral VHDL code**

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std_logic_unsigned.all;
ENTITY arbiter_bahav_3cons IS
 PORT(
   REQ 01: IN std logic;
   REO 02: IN
                std logic;
   REQ_03: IN
                std_logic;
   clk: IN std logic;
   rst : IN std_logic;
   ACK_01: OUT std_logic;
   ACK 02: OUT std logic;
   ACK_03: OUT std_logic
END arbiter bahav 3cons;
ARCHITECTURE behav_priority OF arbiter_bahav_3cons IS
 -- Architecture Declarations
 SUBTYPE STATE_TYPE IS
   std_logic_vector(1 DOWNTO 0);
 -- Hard encoding
 CONSTANT NO ACCESS: STATE TYPE:="00";
 CONSTANT Con_01: STATE_TYPE := "01";
 CONSTANT Con_02: STATE_TYPE := "10";
 CONSTANT Con_03: STATE_TYPE := "11";
 -- Declare current and next state signals
 SIGNAL current state: STATE TYPE;
 SIGNAL next_state : STATE_TYPE ;
 SIGNAL REO VEC: std logic vector(1 TO 3);
BEGIN
 REQ_VEC <= (REQ_01 & REQ_02 & REQ_03);
 memory_elements : PROCESS(clk, rst)
 BEGIN
 --- insert your code here ---
  IF (rst = '1') THEN
   current_state <= NO_ACCESS;</pre>
  ELSIF (clk'EVENT AND clk = '1') THEN
   current_state <= next_state;</pre>
  END IF;
 END PROCESS memory_elements;
 state_logic : PROCESS (REQ_VEC, current_state)
 _____
```

```
BEGIN
--- insert your code here ---
CASE current_state IS
WHEN NO_ACCESS =>
  next_state <= NO_ACCESS;</pre>
  IF (REQ_VEC = "000") THEN
    next state <= NO ACCESS;</pre>
  ELSIF (REO VEC = "001") THEN
    next_state <= Con_03;</pre>
  ELSIF (REQ_VEC = "011") THEN
    next_state <= Con_02;</pre>
  ELSIF (REQ_VEC = "010") THEN
    next state <= Con 02;</pre>
  ELSE
    next_state <= Con_01;</pre>
  END IF;
WHEN Con_01 =>
  next_state <= Con_01;</pre>
  IF (REQ_VEC = "110") THEN
    next_state <= Con_01;</pre>
  ELSIF (REQ_VEC = "111") THEN
    next state <= Con 01;</pre>
  ELSIF (REQ_VEC = "101") THEN
    next_state <= Con_01;</pre>
  ELSIF (REQ_VEC = "100") THEN
    next_state <= Con_01;</pre>
  ELSE
    next_state <= NO_ACCESS;</pre>
  END IF;
WHEN Con 02 \Rightarrow
  next state <= Con 02;</pre>
  IF (REQ_VEC = "011") THEN
    next state <= Con 02;</pre>
  ELSIF (REQ_VEC = "010") THEN
    next_state <= Con_02;</pre>
  ELSE
    next_state <= NO_ACCESS;</pre>
  END IF;
WHEN Con 03 \Rightarrow
  next state <= Con 03;</pre>
  IF (REO VEC = "001") THEN
    next_state <= Con_03;</pre>
  ELSE
    next_state <= NO_ACCESS;</pre>
  END IF;
WHEN OTHERS =>
  next_state <= NO_ACCESS;</pre>
END CASE;
-----
END PROCESS state_logic;
_____
output logic: PROCESS (current state)
BEGIN
--- insert your code here ---
CASE current state IS
WHEN NO_ACCESS =>
  ACK 01 <= '0';
  ACK_02 <= '0';
```

```
ACK_03 <= '0';
  WHEN Con_01 =>
    ACK_01 <= '1';
    ACK_02 <= '0';
    ACK_03 \le '0';
  WHEN Con_02 =>
    ACK_01 <= '0';
    ACK_02 <= '1';
    ACK_03 \le '0';
  WHEN Con_03 =>
    ACK_01 \le '0';
    ACK_02 <= '0';
    ACK_03 <= '1';
  WHEN OTHERS =>
    ACK_01 <= '0';
   ACK_02 <= '0';
    ACK_03 \le '0';
  END CASE;
 END PROCESS output_logic;
END behav_priority;
```

### **Simulation Results**

