





ReadAddr_2 MIPS ISA

```
LIBRARY ieee:
    USE ieee.std logic 1164.all;
    USE ieee.std logic unsigned.all;
 5
    ENTITY RegFile IS
 6
       PORT (
 7
          ReadAddr 1 : IN
                              std logic vector (4 DOWNTO 0);
 8
          ReadAddr 2 : IN
                              std logic vector (4 DOWNTO 0);
 9
          RegWrite : IN
                              std logic:
10
          WriteAddr : IN
                              std logic vector (4 DOWNTO 0);
11
          WriteData : IN
                              std logic vector (31 DOWNTO 0);
12
          clk
                     : IN
                              std logic:
13
                     : IN
          rst
                              std logic:
14
          ReadData 1 : OUT
                              std logic vector (31 DOWNTO 0);
15
          ReadData_2 : OUT
                              std logic vector (31 DOWNTO 0)
16
       );
    END RegFile ;
18
19
    ARCHITECTURE struct OF RegFile IS
20
       type reg file mem type is array(0 to 31) of std logic vector(31 downto 0);
21
       constant zero register : std logic vector(31 downto 0) := (others => '0');
22
       constant initial_reg_file : reg_file mem_type := (others => zero_register);
       SIGNAL reg file mem : reg file mem type;
23
24
25
    BEGIN
26
27
28
29
30
31
                   Insert Your Code Here
32
33
34
35
37
  AEMD struct:
```

2








MIPS ISA

```
LIBRARY ieee
   USE ieee.std logic 1164.ALL;
    -- Uncomment the following library declaration if using
   -- arithmetic functions with Signed or Unsigned values
   --USE ieee.numeric std.ALL;
   ENTITY regfile tb IS
   END regfile tb;
10
   ARCHITECTURE behavior OF regfile to IS
12
13
        -- Component Declaration for the Unit Under Test (UUT)
14
15
        COMPONENT RegFile
16
        PORT(
17
             ReadAddr_1 : IN std_logic_vector(4 downto 0);
18
             ReadAddr_2 : IN std_logic_vector(4 downto 0);
19
             RegWrite : IN std_logic;
20
21
22
23
24
25
26
27
             WriteAddr : IN std_logic_vector(4 downto 0);
             WriteData : IN std_logic_vector(31 downto 0);
             clk : IN std logic;
             rst : IN std_logic;
             ReadData 1 : OUT std logic vector(31 downto 0);
             ReadData_2 : OUT std_logic_vector(31 downto 0)
            );
        END COMPONENT:
28
29
30
31
32
33
34
35
       --Inputs
       signal ReadAddr_1 : std_logic_vector(4 downto 0) := (others => '0');
       signal ReadAddr 2 : std logic vector(4 downto 0) := (others => '0');
       signal RegWrite : std_logic := '0';
       signal WriteAddr : std logic vector(4 downto 0) := (others => '0');
       signal WriteData : std logic vector(31 downto 0) := (others => '0');
36
37
       signal clk : std_logic := '0";
       signal rst : std_logic := '0';
38
39
40
            --Outputs
       signal ReadData 1 : std logic vector(31 downto 0);
41
       signal ReadData_2 : std_logic_vector(31 downto 0);
42
       -- Clock period definitions
44
       constant clk period : time := 10 ns;
45
46
   BEGIN
47
48
            -- Instantiate the Unit Under Test (UUT)
49
       uut: RegFile PORT MAP (
50
              ReadAddr_1 => ReadAddr_1,
51
              ReadAddr_2 => ReadAddr_2,
52
53
54
              RegWrite => RegWrite,
               WriteAddr => WriteAddr,
              WriteData => WriteData.
55
56
57
              clk \Rightarrow clk.
              rst => rst,
              ReadData_1 => ReadData_1,
58
              ReadData 2 => ReadData 2
59
```

```
61
       -- Clock process definitions
 62
       clk process :process
 63
       begin
 64
                  clk <= '0';
 65
                  wait for clk period/2:
 66
                  olk <= '1';
 67
                  wait for clk_period/2;
 68
       end process:
 69
 70
 71
       -- Stimulus process
 72
73
       stim proc: process
       begin
 74
         -- hold reset state for 100 ns.
 75
                  rst <= '1';
 76
              ReadAddr_1 <= "00000";
 77
                  ReadAddr 2 <= "00000";
 78
                  RegWrite <= '0';
 79
              WriteAddr <= "00000":
 80
              81
         wait for clk_period*10;
 82
 83
                  -- insert stimulus here
 84
                  rst <= '0':
 85
                  RegWrite <= '1';
 86
              WriteAddr <= "00101";
 87
              88
         wait for clk period*3:
 89
 90
                  RegWrite <= '1';
 91
              WriteAddr <= "01100";
 92
              93
         wait for clk_period*3;
 94
 95
              ReadAddr 1 <= "00101";
 96
                  ReadAddr_2 <= "01100";
 97
                  ReqWrite <= '0';
 98
         wait for clk period*3;
 99
100
                  rst <= '1':
101
         wait for clk_period*3;
102
103
         wait:
104
       end process;
105
106 END:
```



5



MIPS ISA