



THE UNIVERSITY OF KANSAS

SCHOOL OF ENGINEERING

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

EECS 645 – Computer Architecture

Fall 2016

Homework 02 (Resource Sharing) Solution

Homework Problem:

Given a resource that is to be shared by three consumers such that only one consumer has access to the resource at any given time. The policy of access is preemptive with descending priority. More specifically the policy is as follows:

- Priority is determined by the consumer ID (index), i.e. consumer 1 has the highest priority than all other consumers, and consumer 3 has the lowest priority than all other consumers
- When the resource is idle or being accessed by any of the consumers and the consumers simultaneously request the resource, the consumers are scheduled/preempted according to their priority
- Consumers are responsible for saving and restoring their work if preempted (i.e. the controller is simple and does not handle any context switching issues)
- The controller should also be capable of *self-recovery* and handling *race-conditions*

Design a three-consumer arbiter/controller that controls the access to the shared resource and implements the above policy. In the design process, provide the following:

- 1) The system architecture (block diagram) showing the interface ports to the arbiter including the clock and reset signals.
- 2) Finite State Machine (FSM) diagram showing all possible states, transitions, and output values.
- 3) K-maps for internal state and output variables.
- 4) Boolean expressions for internal state and output variables.
- 5) Detailed logic diagram using synchronous memory elements showing internal connections and external interfaces.
- 6) Complete description of the arbiter using both *structural* and *behavioral* VHDL.
- 7) Simulation results.




Figure 1: System architecture

Table 1: Input Code Assignment

Input Combinations (Input Codes)			Input Description
REQ_01	REQ_02	REQ_03	
0	0	0	No requests
0	0	1	Consumer 3 requests resource
0	1	0	Consumer 2 requests resource
0	1	1	Consumers 2 & 3 request resource
1	0	0	Consumer 1 requests resource
1	0	1	Consumers 1 & 3 request resource
1	1	0	Consumers 1 & 2 request resource
1	1	1	All consumers request resource

Table 2: Output Code Assignment

Output Combinations (Output Codes)			Output Description
ACK_01	ACK_02	ACK_03	
0	0	0	None granted access to resource
0	0	1	Consumer 3 granted access to resource
0	1	0	Consumer 2 granted access to resource
0	1	1	Forbidden output
1	0	0	Consumer 1 granted access to resource
1	0	1	Forbidden output
1	1	0	Forbidden output
1	1	1	Forbidden output

Table 3: State Code Assignment

State Description		State Codes	
		S_01	S_02
Required States	Resource is idle (No access)	0	0
	Resource is used by consumer 1 (Con_01)	0	1
	Resource is used by consumer 2 (Con_02)	1	0
	Resource is used by consumer 3 (Con_03)	1	1




Figure 2: State transition diagram

Table 4: State transition table

Next State (S ₁ , S ₂)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00	00	11	10	10	01	01	01	01
	01	00	00	00	00	01	01	01	01
	11	00	11	00	00	00	00	00	00
	10	00	00	10	10	00	00	00	00

Table 5: K-map for the state variable S₁

Next State (S ₁)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00		1	1	1				
	01								
	11		1						
	10			1	1				

$$S_1^{next} = \overline{REQ_1} \cdot REQ_2 \cdot S_2^{current} + \overline{REQ_1} \cdot REQ_3 \cdot S_1^{current} \cdot S_2^{current} + \overline{REQ_1} \cdot \overline{REQ_2} \cdot REQ_3 \cdot S_1^{current} \cdot S_2^{current}$$

Table 6: K-map for the state variable S₂

Next State (S ₂)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00		1			1	1	1	1
	01					1	1	1	1
	11		1						
	10								

$$S_2^{next} = REQ_1 \cdot S_1^{current} + \overline{REQ_2} \cdot REQ_3 \cdot S_1^{current} \cdot S_2^{current} + \overline{REQ_1} \cdot \overline{REQ_2} \cdot REQ_3 \cdot S_1^{current} \cdot S_2^{current}$$

Table 7: Output transition table

Outputs (ACK ₁ , ACK ₂ , ACK ₃)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00	000	000	000	000	000	000	000	000
	01	100	100	100	100	100	100	100	100
	11	001	001	001	001	001	001	001	001
	10	010	010	010	010	010	010	010	010

Table 8: K-map for the output variable ACK₁

Outputs (ACK ₁)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00								
	01	1	1	1	1	1	1	1	1
	11								
	10								

$$ACK_1 = \overline{S_1^{current}} \cdot S_2^{current}$$

Table 9: K-map for the output variable ACK₂

Outputs (ACK ₂)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00								
	01								
	11								
	10	1	1	1	1	1	1	1	1

$$ACK_2 = S_1^{current} \cdot \overline{S_2^{current}}$$

Table 10: K-map for the output variable ACK₃

Outputs (ACK ₃)		Inputs (REQ ₁ , REQ ₂ , REQ ₃)							
		000	001	011	010	110	111	101	100
Current State (S ₁ , S ₂)	00								
	01								
	11	1	1	1	1	1	1	1	1
	10								

$$ACK_3 = S_1^{current} \cdot S_2^{current}$$




Figure 3: Synchronous logic diagram

Structural VHDL code

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_unsigned.all;
4
5  ENTITY arbiter_struct_3cons IS
6      PORT(
7          REQ_01 : IN      std_logic;
8          REQ_02 : IN      std_logic;
9          REQ_03 : IN      std_logic;
10         clk     : IN      std_logic;
11         rst     : IN      std_logic;
12         ACK_01  : OUT     std_logic;
13         ACK_02  : OUT     std_logic;
14         ACK_03  : OUT     std_logic;
15     );
16 END arbiter_struct_3cons ;
17
18
19
20 ARCHITECTURE struct_priority OF arbiter_struct_3cons IS
21
22     -- Declare current and next state signals
23     SIGNAL s1_current, s2_current : std_logic;
24     SIGNAL s1_next , s2_next      : std_logic;
25
26 BEGIN
27
28     -----
29     memory_elements : PROCESS(clk, rst)
30     -----
31     BEGIN
32         IF (rst = '1') THEN
33             s1_current <= '0';
34             s2_current <= '0';
35             -- Reset Values
36         ELSIF (clk'EVENT AND clk = '1') THEN
37             s1_current <= s1_next;
38             s2_current <= s2_next;
39         END IF;
40     END PROCESS memory_elements;
41
42     -----
43     -- state_logic
44     -----
45     s1_next <= ((not REQ_01) and ( REQ_02) and (not s2_current)) or
46                ((not REQ_01) and ( REQ_03) and (not s1_current) and (not s2_current)) or
47                ((not REQ_01) and (not REQ_02) and ( REQ_03) and ( s1_current) and ( s2_current));
48
49     s2_next <= (( REQ_01) and (not REQ_02) and (not s1_current) and (not s2_current)) or
50                ((not REQ_01) and (not REQ_02) and ( REQ_03) and (not s1_current) and (not s2_current)) or
51                ((not REQ_01) and (not REQ_02) and ( REQ_03) and ( s1_current) and ( s2_current));
52
53     -----
54     -- output_logic
55     -----
56     ACK_01 <= (not s1_current) and ( s2_current);
57     ACK_02 <= ( s1_current) and (not s2_current);
58     ACK_03 <= ( s1_current) and ( s2_current);
59
60
61 END struct_priority;

```


Testbench and Simulation Results

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY arbiter_struct_3consumers_tb IS
5  END arbiter_struct_3consumers_tb;
6
7  ARCHITECTURE behavior OF arbiter_struct_3consumers_tb IS
8
9  -- Component Declaration for the Unit Under Test (UUT)
10 COMPONENT arbiter_struct_3cons IS
11 PORT(
12     REQ_01 : IN      std_logic;
13     REQ_02 : IN      std_logic;
14     REQ_03 : IN      std_logic;
15     clk     : IN      std_logic;
16     rst     : IN      std_logic;
17     ACK_01 : OUT     std_logic;
18     ACK_02 : OUT     std_logic;
19     ACK_03 : OUT     std_logic
20 );
21 END COMPONENT ;
22
23 --Inputs
24 signal REQ_01 : std_logic := '0';
25 signal REQ_02 : std_logic := '0';
26 signal REQ_03 : std_logic := '0';
27 signal clk     : std_logic := '0';
28 signal rst     : std_logic := '0';
29
30 --Outputs
31 signal ACK_01 : std_logic;
32 signal ACK_02 : std_logic;
33 signal ACK_03 : std_logic;
34
35 -- Clock period definitions
36 constant clk_period : time := 10 ns;
37
38 BEGIN
39
40 -- Instantiate the Unit Under Test (UUT)
41 uut: arbiter_struct_3cons PORT MAP (
42     REQ_01 => REQ_01,
43     REQ_02 => REQ_02,
44     REQ_03 => REQ_03,
45     clk => clk,
46     rst => rst,
47     ACK_01 => ACK_01,
48     ACK_02 => ACK_02,
49     ACK_03 => ACK_03
50 );
51
52 -- Clock process definitions
53 clk_process :process
54 begin
55     clk <= '0';
56     wait for clk_period/2;
57     clk <= '1';
58     wait for clk_period/2;
59 end process;
60

```

```


61
62 -- Stimulus process
63 stim_proc: process
64 begin
65     -- hold reset state for 3
66     rst <= '1';
67     wait for clk_period*3;
68
69     rst <= '0';
70     wait for clk_period*3;
71
72     -- insert stimulus here
73     REQ_01 <= '1';
74     REQ_02 <= '1';
75     REQ_03 <= '1';
76     wait for clk_period*3;
77
78     REQ_01 <= '1';
79     REQ_02 <= '0';
80     REQ_03 <= '0';
81     wait for clk_period*3;
82
83     REQ_01 <= '1';
84     REQ_02 <= '1';
85     REQ_03 <= '1';
86     wait for clk_period*3;
87
88     REQ_01 <= '0';
89     REQ_02 <= '1';
90     REQ_03 <= '1';
91     wait for clk_period*3;
92
93     REQ_01 <= '0';
94     REQ_02 <= '1';
95     REQ_03 <= '0';
96     wait for clk_period*3;
97
98     REQ_01 <= '1';
99     REQ_02 <= '1';
100    REQ_03 <= '1';
101    wait for clk_period*3;
102
103    REQ_01 <= '1';
104    REQ_02 <= '0';
105    REQ_03 <= '1';
106    wait for clk_period*3;
107
108    REQ_01 <= '0';
109    REQ_02 <= '0';
110    REQ_03 <= '1';
111    wait for clk_period*3;
112
113    REQ_01 <= '1';
114    REQ_02 <= '1';
115    REQ_03 <= '1';
116    wait for clk_period*3;
117
118    REQ_01 <= '0';
119    REQ_02 <= '0';
120    REQ_03 <= '0';
121    wait for clk_period*3;
122

```

```

122
123    REQ_01 <= '0';
124    REQ_02 <= '0';
125    REQ_03 <= '1';
126    wait for clk_period*3;
127
128    REQ_01 <= '1';
129    REQ_02 <= '0';
130    REQ_03 <= '1';
131    wait for clk_period*3;
132
133    REQ_01 <= '1';
134    REQ_02 <= '1';
135    REQ_03 <= '0';
136    wait for clk_period*3;
137
138    rst <= '1';
139    wait for clk_period*3;
140
141    rst <= '0';
142    wait for clk_period*3;
143
144    wait;
145 end process;
146
147 END;

```



Behavioral VHDL code

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_unsigned.all;
4
5  ENTITY arbiter_bahav_3cons IS
6      PORT(
7          REQ_01 : IN      std_logic;
8          REQ_02 : IN      std_logic;
9          REQ_03 : IN      std_logic;
10         clk     : IN      std_logic;
11         rst     : IN      std_logic;
12         ACK_01  : OUT     std_logic;
13         ACK_02  : OUT     std_logic;
14         ACK_03  : OUT     std_logic;
15     );
16 END arbiter_bahav_3cons ;
17
18
19
20 ARCHITECTURE behav_priority OF arbiter_bahav_3cons IS
21
22     -- Architecture Declarations
23     SUBTYPE STATE_TYPE IS
24         std_logic_vector(1 DOWNTO 0);
25
26     -- Hard encoding
27     CONSTANT NO_ACCESS : STATE_TYPE := "00" ;
28     CONSTANT Con_01    : STATE_TYPE := "01" ;
29     CONSTANT Con_02    : STATE_TYPE := "10" ;
30     CONSTANT Con_03    : STATE_TYPE := "11" ;
31
32     -- Declare current and next state signals
33     SIGNAL current_state : STATE_TYPE ;
34     SIGNAL next_state    : STATE_TYPE ;
35
36     SIGNAL REQ_VEC : std_logic_vector(1 TO 3);
37
38 BEGIN
39
40     REQ_VEC <= (REQ_01 & REQ_02 & REQ_03);
41
42     -----
43     memory_elements : PROCESS(clk, rst)
44     BEGIN
45         IF (rst = '1') THEN
46             current_state <= NO_ACCESS;
47             -- Reset Values
48         ELSIF (clk'EVENT AND clk = '1') THEN
49             current_state <= next_state;
50         END IF;
51     END PROCESS memory_elements;
52

```

```

53
54
55 state_logic : PROCESS (REQ_VEC, current_state)
56
57 BEGIN
58     next_state <= NO_ACCESS;
59     CASE current_state IS
60     WHEN NO_ACCESS =>
61         IF (REQ_VEC(1) = '1') THEN
62             next_state <= Con_01;
63         END IF;
64         IF (REQ_VEC(1 to 2) = "01") THEN
65             next_state <= Con_02;
66         END IF;
67         IF (REQ_VEC = "001") THEN
68             next_state <= Con_03;
69         END IF;
70     WHEN Con_01 =>
71         IF (REQ_VEC(1) = '1') THEN
72             next_state <= Con_01;
73         END IF;
74     WHEN Con_02 =>
75         IF (REQ_VEC(1 to 2) = "01") THEN
76             next_state <= Con_02;
77         END IF;
78     WHEN Con_03 =>
79         IF (REQ_VEC = "001") THEN
80             next_state <= Con_03;
81         END IF;
82     WHEN OTHERS =>
83         next_state <= NO_ACCESS;
84     END CASE;
85 END PROCESS state_logic;
86
87
88
89
90 output_logic : PROCESS (current_state)
91
92 BEGIN
93     CASE current_state IS
94     WHEN Con_01 =>
95         ACK_01 <= '1';
96         ACK_02 <= '0';
97         ACK_03 <= '0';
98     WHEN Con_02 =>
99         ACK_01 <= '0';
100        ACK_02 <= '1';
101        ACK_03 <= '0';
102     WHEN Con_03 =>
103        ACK_01 <= '0';
104        ACK_02 <= '0';
105        ACK_03 <= '1';
106     WHEN OTHERS =>
107        ACK_01 <= '0';
108        ACK_02 <= '0';
109        ACK_03 <= '0';
110     END CASE;
111 END PROCESS output_logic;
112 END behav_priority;

```

Testbench and Simulation Results

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY arbiter_behav_3consumers_tb IS
5  END arbiter_behav_3consumers_tb;
6
7  ARCHITECTURE behavior OF arbiter_behav_3consumers_tb IS
8
9      -- Component Declaration for the Unit Under Test (UUT)
10     COMPONENT arbiter_behav_3cons
11     PORT(
12         REQ_01 : IN      std_logic;
13         REQ_02 : IN      std_logic;
14         REQ_03 : IN      std_logic;
15         clk     : IN      std_logic;
16         rst     : IN      std_logic;
17         ACK_01  : OUT     std_logic;
18         ACK_02  : OUT     std_logic;
19         ACK_03  : OUT     std_logic
20     );
21     END COMPONENT ;
22
23     --Inputs
24     signal REQ_01 : std_logic := '0';
25     signal REQ_02 : std_logic := '0';
26     signal REQ_03 : std_logic := '0';
27     signal clk    : std_logic := '0';
28     signal rst    : std_logic := '0';
29
30     --Outputs
31     signal ACK_01 : std_logic;
32     signal ACK_02 : std_logic;
33     signal ACK_03 : std_logic;
34
35     -- Clock period definitions
36     constant clk_period : time := 10 ns;
37
38     BEGIN
39
40         -- Instantiate the Unit Under Test (UUT)
41         uut: arbiter_behav_3cons PORT MAP (
42             REQ_01 => REQ_01,
43             REQ_02 => REQ_02,
44             REQ_03 => REQ_03,
45             clk => clk,
46             rst => rst,
47             ACK_01 => ACK_01,
48             ACK_02 => ACK_02,
49             ACK_03 => ACK_03
50         );
51
52         -- Clock process definitions
53         clk_process :process
54         begin
55             clk <= '0';
56             wait for clk_period/2;
57             clk <= '1';
58             wait for clk_period/2;
59         end process;
60

```

```

61
62     -- Stimulus process
63     stim_proc: process
64     begin
65         -- hold reset state for 3
66         rst <= '1';
67         wait for clk_period*3;
68
69         rst <= '0';
70         wait for clk_period*3;
71
72         -- insert stimulus here
73         REQ_01 <= '1';
74         REQ_02 <= '1';
75         REQ_03 <= '1';
76         wait for clk_period*3;
77
78         REQ_01 <= '1';
79         REQ_02 <= '0';
80         REQ_03 <= '0';
81         wait for clk_period*3;
82
83         REQ_01 <= '1';
84         REQ_02 <= '1';
85         REQ_03 <= '1';
86         wait for clk_period*3;
87
88         REQ_01 <= '0';
89         REQ_02 <= '1';
90         REQ_03 <= '1';
91         wait for clk_period*3;
92
93         REQ_01 <= '0';
94         REQ_02 <= '1';
95         REQ_03 <= '0';
96         wait for clk_period*3;
97
98         REQ_01 <= '1';
99         REQ_02 <= '1';
100        REQ_03 <= '1';
101        wait for clk_period*3;
102
103        REQ_01 <= '1';
104        REQ_02 <= '0';
105        REQ_03 <= '1';
106        wait for clk_period*3;
107
108        REQ_01 <= '0';
109        REQ_02 <= '0';
110        REQ_03 <= '1';
111        wait for clk_period*3;
112
113        REQ_01 <= '1';
114        REQ_02 <= '1';
115        REQ_03 <= '1';
116        wait for clk_period*3;
117
118        REQ_01 <= '0';
119        REQ_02 <= '0';
120        REQ_03 <= '0';
121        wait for clk_period*9;
122

```

```

123        REQ_01 <= '0';
124        REQ_02 <= '1';
125        REQ_03 <= '1';
126        wait for clk_period*3;
127
128        REQ_01 <= '1';
129        REQ_02 <= '0';
130        REQ_03 <= '1';
131        wait for clk_period*3;
132
133        REQ_01 <= '1';
134        REQ_02 <= '1';
135        REQ_03 <= '0';
136        wait for clk_period*3;
137
138        rst <= '1';
139        wait for clk_period*3;
140
141        rst <= '0';
142        wait for clk_period*3;
143
144        wait;
145    end process;
146
147 END;

```

