Name:Temit	ayo Aderounmu	ID#1	.001568524
Date Submitted: _	_04/28/2023	Time Submitted	11:59

CSE 4357/5357

Advanced Digital Logic Design

Spring Semester 2023

Term Project

Eight-Bit, Two-Function Calculator

Due Date – May 2, 2023, 11:59 PM

Submit on Canvas Assignments

DESIGN REQUIREMENTS

Design, implement on the DE10-Lite + Keypad (+Hex Board), and test an eight-bit, four-function (ADD, SUBTRACT, MULTIPLY, DIVIDE) calculator. The calculator can be partitioned in to four components as illustrated in Figure 1. This project is performed by designing the Control Unit (CU) and integrating it with the Arithmetic Unit (AU), Output Unit (OU), and Input Unit (IU) designed in previous assignments. Demonstrated an ability to design, implement, and test a machine that incorporates combinational and sequential logic circuits implemented with field programmable logic arrays (FPGAs) and designed with the System Verilog hardware description language (HDL).

INPUT REQUIREMENTS

- 1. Inputs must be entered on the CSE Keypad 4 x 4 keypad as shown in Figure 2.
- 2. Non-negative numbers must be entered in decimal sign-magnitude using a blank for the sign and may be entered with or without leading zeros for the magnitude. Examples 027 or 27.
- 3. Negative numbers must be entered in decimal sign-magnitude with * for the sign followed by the magnitude with leading zeros. Examples *027, *100, and *001.

NUMBER ENTRY AND OPERATIONS REQUIREMENTS

Inputs consist of a sign and up to three magnitude digits. Enter operands and perform operations as follows.

- 1. Clear the calculator press Key0 (Clear All)
- 2. Capture operand A using the Keypad
- 3. Enter the operand and operation press key A, B, C, or D (see below for key definitions)
- 4. Capture operand B using the Keypad
- 5. Enter the operand and start the operation press #
- 6. Clear Entry implement a Clear Entry function (Key1)

DISPLAY REQUIREMENTS

- 1. Operands must be displayed in decimal sign-magnitude on the DE10 seven-segment displays (HEX3, HEX1, and HEX0) upon entry.
- 2. Results must be displayed in decimal sign-magnitude on the DE10 seven-segment displays after calculations are complete.
- 3. non-negative results must be displayed without a sign and without leading zeros.
- 4. Negative results must be displayed with a minus sign (-) followed by the magnitude with or without leading zeros.
- 5. Operations that produce overflows must be indicated by lighting LEDR9.

ORGANIZATION DIAGRAM




Figure 1 - Calculator functional units




Figure 2 - KeyPad plugged in to DE10-Lite Arduino port

DESCRIPTION OF ADDED FEATURES

I added an invalid output feature that displays [Er] if an invalid input is logged into the input unit.

The explanatory code is showed below in its section.

CONTROL UNIT

The control signals are produced by a finite state machine.




Figure 3 - Control-Path, Data-Path Interface




Figure 4 - Control Unit Control Flow

TEST RESULTS

OPERATION	RESULTS		
74 + 35	109		
74 - 35	39		
-74 - 35	-109		
127 + 6	-123		
10 x 15	150		
127 x 2	254		
-1 x -1	1		
-127 x -127	16129		
10 / 5	2		
67 / 32	2 R 3		

DISCUSSION OF TEST RESULTS

LINK TO VIDEO DEMONSTRATION:

https://youtube.com/J18KUbnBY-OPh-YQ?e

VERILOG MODULES

```
1 //sign to Seven Segment Decoder
  2 ⊟module sign2seven (
            input [3:0] BIN,
             input threeLead,
  4
  5
             output reg [0:6] SEV);
  6
                  always @ (BIN)
                        case ({BIN[3:0]})
  8
                             4'b0000: {SEV[0:6]} = 7'b1111111;//0
                             4'b0001: if(threeLead) begin {SEV[0:6]} = 7'b11111111; end
                             else begin {SEV[0:6]} = 7'b1111110; end//-
                        endcase
       endmodule
         //Control Unit Finite State Machine
   2
         module ControlUnitFSM
   3
                 input Enter,Clear,
                 output reg Reset, LoadALow, LoadAHigh, LoadO, LoadB, LoadR, IUAU
   6
         );
                 reg [1:0] state,nextstate; parameter S0=4'b0000,S1=4'b0001,S2=4'b0010,S3=4'b0011,S4=4'b0100, S5=4'b0101;
   8
                 always @ (posedge Enter, negedge Clear)
if (Clear==1'b0) state <= 50;
   9
  10
                        else state <= nextstate;</pre>
  11
                 always @ (state)
  12
  13
                 begin
                     case (state)
  15
                         SO: begin Reset = 1; LoadALow = 0; LoadAHigh = 0; LoadO = 0; LoadB = 0; LoadR
                        O; nextstate <= S1; end //Clear
S1: begin Reset = 1; LoadALow = 1;
         = 0; IUAU =
  16
                                                                      LoadAHigh = 0: LoadO = 0: LoadB = 0: LoadR
         = 0; IUAU = 0; nextstate <= S2; end //LoadA Enter
S2: begin Reset = 0; LoadALow = 0; LoadAHigh = 1; LoadO = 0; LoadB = 0; LoadR
= 0; IUAU = 0; nextstate <= S3; end //Load Ahigh Enter
S3: begin Reset = 0; LoadALow = 0; LoadAHigh = 0; LoadO = 1; LoadB = 0; LoadR

- 0: IUAU = 0; nextstate <= S4: end //Load Anigh Enter
S3: begin Reset = 0; LoadALow = 0; LoadAHigh = 0; LoadO = 1; LoadB = 0; LoadR
  17
  18
         = 0; IUAU = 0; nextstate <= S4; end //Load Operation Enter
S4: begin Reset = 0; LoadALow = 0; LoadAHigh = 0; LoadO = 0; LoadB = 1; LoadR
= 0; IUAU = 0; nextstate <= S5; end //Load B Enter
S5: begin Reset = 0; LoadALow = 0; LoadAHigh = 0; LoadO = 0; LoadB = 0; LoadR
= 1; IUAU = 1; end //Load results Enter
  19
  20
                endcase
end
  21
  22
         endmodul e
  23
     ⊟module hun2seven (
            input [3:0] BIN,
 4
            input signbit,secLead,
 5
            output reg [0:6] SEV);
 6
                  always @ (BIN)
                       case ({BIN[3:0]})
 8
                             4'b0000: if(secLead) begin {SEV[0:6]} = 7'b11111111; end
 q
                             else if(signbit && ~(secLead)) begin {SEV[0:6]} = 7'b1111110; end//- 0
10
                             4'b0001: {SEV[0:6]} = 7'b1001111;//1
                             4'b0010: \{SEV[0:6]\} = 7'b0010010;//2
11
                             4'b0011: \{SEV[0:6]\} = 7'b0000110;//3
12
                             4'b0100: \{SEV[0:6]\} = 7'b1001100;//4
13
14
                             4'b0101: \{SEV[0:6]\} = 7'b0100100;//5
15
                             4'b0110: \{SEV[0:6]\} = 7'b0100000; //6
                             4'b0111: \{SEV[0:6]\} = 7'b0001111; //7
16
17
                             4'b1000: {SEV[0:6]} = 7'b00000000;//8
                             4'b1001: {SEV[0:6]} = 7'b0001100;//9
                             4'b1010: {SEV[0:6]} = 7'b0001000; //A
19
20
                             4'b1011: {SEV[0:6]} = 7'b11000000;//b
                             4'b1100: {SEV[0:6]} = 7'b0110001;//C
22
                             4'b1101: \{SEV[0:6]\} = 7'b1000010; //d
                             4'b1110: {SEV[0:6]} = 7'b0110000;//E
23
24
                             4'b1111: {SEV[0:6]} = 7'b0111000; //F
25
                       endcase
      endmodule
26
```

```
//TEMITAYO ADEROUNMU - 1001568524 - MID-TERM PROJECT - EIGHT-BIT, TWO-FUNCTION CALCULATOR
               module CALCFUNC
                      input Enter, Clock, //Pll input clock of 50MHz input Clear, //A7, B8,SW0 input [3:0] row, output [3:0] col, output [0:6] HEX5,HEX4,HEX3,HEX2,HEX1,HEX0, output DONE, DONEM, OVRF //ON LEDR9
  6
                    wire [3:0] value;
wire valid,enter_out,Reset,LoadALow, LoadAHigh, LoadO,LoadB,LoadR,IUAU;
reg AddSub, Mult, Div, Start;
wire [7:0] Rout, outin, LED,TwoComp;
assign TwoComp = LED;
//assign Outin = (IUAU)?Rout:LED;
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
                      EdgeDetect EdgeDetect_inst
                               .in(Enter) , // input in_sig
.clock(Clock) , // input clock_sig
.out(enter_out) // output out_sig
26
27
                       ControlunitFSM ControlunitFSM_inst
                               .Enter(enter_out) , // input Enter_sig
.Clear(Clear) , // input Clear_sig
.Reset(Reset) , // output Reset_sig
.LoadALow(LoadALow) , // input LoadALow_sig
.LoadAHigh(LoadAHigh) , // input LoadAHigh_sig
.Loadb(LoadB) , // output LoadB_sig
.LoadB(LoadB) , // output LoadR_sig
.IUAU(IUAU) // output LoadR_sig
28
29
 30
31
32
33
34
35
36
37
38
39
40
                      CALCIU CALCIU_inst
41
                               .clock(Clock) , // input clock_sig
.reset(Reset) , // input reset_sig
.row(row) , // input [3:0] row_sig
.col(col) , // output [3:0] col_sig
42
43
44
45
                               .col(col), // output [3:0] col_sig

value(value),

.valid(valid), // output valid_sig

.HEX5(HEX5), // output [0:6] HEX5_sig

.HEX4(HEX4), // output [0:6] HEX4_sig

.LED(LED) // output [7:0] LED_sig
46
47
48
49
50
51
52
53
54
55
56
62
63
64
65
                     AU AU_inst
                              .IN(TwoComp) , // input [7:0] IN_sig .CLOCK(Clock) , // input CLOCK_sig .value(value) , // input value_sig .LoadALow(LoadALow) , // input LoadALow_sig .LoadAHigh(LoadAHigh) , // input LoadB_sig .LoadR(LoadR) , // input LoadR_sig .Reset(Reset) , // input Reset_sig .Clear(Clear) , // input Reset_sig .Clear(Clear) , // input .Clear_sig .Rout(Rout) , // output [15:0] Rout_sig .OVRF(OVRF) , // output OVRF_sig .DONE(DONE) , // output DONE_sig .DONEM(DONEM) // output DONE_sig
66
67
68
                                          .S(TUAU) , // input TUAU_sig .Y(OutIn) // output [7:0] OutIn_sig
 79
 80
 81
                               //assign OutIn = (IUAU)?LED:Rout;
 83
 84
                               CALCOU CALCOU_inst
                             .A(OutIn) // input [7:0] A_sig
.HEX3(HDX3) , // output [0:6] HEX3_sig
.HEX2(HDX2) , // output [0:6] HEX2_sig
.HEX1(HDX1) , // output [0:6] HEX1_sig
.HEX0(HDX0) // output [0:6] HEX0_sig
);
 85
 86
 8.7
 88
 89
 92
                    endmodulle.
 93
```

```
module ones2seven (
3
           input [3:0] BIN,
4
           input secLead, threeLead,
5
           output reg [0:6] SEV);
6
               always @ (BIN)
7
                   case ({BIN[3:0]})
8
                       4'b0000: if (secLead && threeLead) begin {SEV[0:6]} = 7'b11111111; end
9
                       else begin {SEV[0:6]} = 7'b00000001;end//0
                       4'b0001: {SEV[0:6]} = 7'b1001111;//1
10
                       4'b0010: {SEV[0:6]} = 7'b0010010;//2
11
                       4'b0011: {SEV[0:6]} = 7'b0000110;//3
12
                       4'b0100: {SEV[0:6]} = 7'b1001100;//4
13
14
                       4'b0101: {SEV[0:6]} = 7'b0100100;//5
15
                       4'b0110: {SEV[0:6]} = 7'b0100000;//6
                       4'b0111: {SEV[0:6]} = 7'b0001111;//7
16
17
                       4'b1000: {SEV[0:6]} = 7'b00000000;//8
18
                       4'b1001: {SEV[0:6]} = 7'b0001100;//9
19
                       4'b1010: {SEV[0:6]} = 7'b0001000;//A
20
                       4'b1011: {SEV[0:6]} = 7'b1100000;//b
21
                       4'bl100: {SEV[0:6]} = 7'b0110001;//C
22
                       4'bl101: {SEV[0:6]} = 7'bl000010;//d
23
                       4'b1110: {SEV[0:6]} = 7'b0110000;//E
24
                       4'b1111: {SEV[0:6]} = 7'b0111000;//F
25
                   endcase
26
      endmodule
```

```
⊟module ten2seven (
 3
         input [3:0] BIN,
 4
         input threeLead, signbit,
 5
         output reg [0:6] SEV);
 6
              always @ (BIN)
 7
                  case ({BIN[3:0]})
 8
                      4'b0000: if(threeLead && signbit)begin {SEV[0:6]} = 7'b11111110; end
 9
                      else if (threeLead && \sim(signbit)) begin {SEV[0:6]} = 7'b1111111; end
                     else begin {SEV[0:6]} = 7'b00000001; end//0
10
11
                      4'b0001: {SEV[0:6]} = 7'b1001111;//1
                      4'b0010: {SEV[0:6]} = 7'b0010010;//2
12
                      4'b0011: {SEV[0:6]} = 7'b0000110;//3
14
                      4'b0100: {SEV[0:6]} = 7'b1001100;//4
15
                      4'b0101: {SEV[0:6]} = 7'b0100100;//5
                      4'b0110: {SEV[0:6]} = 7'b0100000;//6
16
                     4'b0111: {SEV[0:6]} = 7'b0001111; //7
17
18
                      4'b1000: {SEV[0:6]} = 7'b00000000;//8
                     4'b1001: {SEV[0:6]} = 7'b0001100;//9
19
                     4'b1010: {SEV[0:6]} = 7'b0001000;//A
20
                      4'b1011: {SEV[0:6]} = 7'b1100000;//b
21
22
                      4'b1100: {SEV[0:6]} = 7'b0110001;//C
23
                      4'b1101: {SEV[0:6]} = 7'b1000010;//d
24
                      4'b1110: {SEV[0:6]} = 7'b0110000;//E
25
                      4'b1111: {SEV[0:6]} = 7'b0111000;//F
26
                  endcase
27
     endmodule
```

```
1
           module AUC
                    input [7:0] IN,
input CLOCK,
                     //input START,
                     input value, LoadALow, LoadAHigh, LoadB, LoadR, Reset, Clear,
                  //input OUT,
//output reg [0:6] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0,
output [15:0] Rout,
output OVRF, //ON LEDR9
output DONE, DONEM
  8
10
11
12
                  reg AddSub, Mult, Div, Start;
wire [15:0] GCout, DIVout, MULTout, SNDout;
13
14
15
16
                   always @(value)
begin
17
18
19
                                    case (value)
                                                   4'b1010: begin AddSub = 0; end
4'b1011: begin AddSub = 1; end
20
21
22
23
24
25
                                                 4'bll01: begin Mult = 1; end
4'bll01: begin Div = 1; end
4'bll11: begin Start = 1; end
                                   endcase
26
27
                           GCLA GCLAinst
30
                                 .AB(IN) , // input [7:0] AB_sig
.AddSub(AddSub) ,
.InA(LoadALow) , // input InA_sig
.InB(LoadB) , // input InB_sig
.OUT(LoadR) , // input OUT_sig
.CLR(Clear) , // input CLR_sig
.Rout(GCout) , // output [7:0] Rout_sig
.OVR(OVRF) // output OVR_sig
31
32
33
34
35
37
38
                           );
39
41
42
43
                           DIV ddd
                              .inpt(IN) , // input [7:0] inpt_sig
.CLOCK(CLOCK) , // input CLOCK_sig
.START(Start) , // input START_sig
.LoadALow(LoadALow) , // input LoadALow_sig
.LoadAHigh(LoadAHigh) , // input LoadAHigh_sig
.LoadB(LoadB) , // input LoadB_sig
.Reset(Reset) , // input Reset_sig
.OUT(DIVout) , // output [15:0] OUT_sig
.DONE(DONE) // output DONE_sig
44
45
46
48
49
50
51
52
53
54
55
56
                           Multiplier8x8 Multiplier8x8_inst
57
58
                                    .ClockIn(CLOCK) , // input ClockIn_sig .Reset(Reset) , // input Reset_sig
                                 .ClockIn(CLOCK) , // input ClockIn_sig
.Reset(Reset) , // input Reset_sig
.MPDin(LoadALow) , // input MPDin_sig
.MPRin(LoadB) , // input MPRin_sig
.go(Start) , // input go_sig
.X(IN) , // input [7:0] X_sig
.Done(DONEM) , // output Done_sig
.ProdOut(MULTout) // output [15:0] ProdOut_sig
59
60
61
63
64
65
66
67
                            assign SNDout = (DONE == 1 \&\& Div == 1) ? DIVout : GCout; assign Rout = (DONEM == 1 \&\& Mult == 1) ? MULTout : SNDout;
70
71
            endnodule
```

```
//Multiplier. Verilog behavioral model. module Multiplier8x8 (
                 input ClockIn, Reset, MPDin, MPRin, go, //declare inputs
input [7:0] X,
// input [7:0] Multiplicand,
// input [7:0] Multiplier,
// output [15:0] Product, //declare outputs
  4
  5
  6
  8.
                 output req Done,
output [15:0] Prodout);
10
11
                  wire Halt; wire [0:7] out5, out4, out3, out2, out1, out0; wire [7:0] LED;
12
13
14
                  integer 1;
wire [7:0] Multiplicand, Multiplier;
wire [15:0] Product, In_Out;
req [7:0] cycle;
req [7:0] ReqQ;
11.5
1,6
17
18
19
                   //Q register
20
21
                  neg [15:0] RegM;
22
                   //M register
                 //m register
reg [16:0] RegA; //A register
reg [2:0] Count; //3-bit iteration counter
wire CO, Start, Add, Shift, Clock, ClockOut;
assign Product = {RegA[7:0], RegQ}; //product = A:Q
// assign out5 = 8'billillil;
// assign out4 = 8'billillil;
// assign out4 = 8'billillil;
23
24
2.5
26
27
28
29
                  assign LED - 8'b0;
                  //2-bit counter for #iterations
30
                 always @(posedge Clock)
if (Start == 1) Count <= 3'b00; //clear in Start state
else if (Shift == 1) Count <= Count + 1; //increment in Shift state
assign CO = Count[2]&Count[1] & Count[0]; //detect count = 7
31.
32.
33
34
                   //Multiplicand register (load only)
35
                  always 0(posedge clock)
if (Start - 1)
36
37
38
                  begrin
                          for (i = 7; i <= 15; i = i + 1)
    RegM[i] <= Multiplicand[7];
    for (i = 0; i <=6; i = i + 1)
        RegM[i] <= Multiplicand[i];</pre>
39
40
41
42
                  end
43
                  //Multiplier register (load, shift)
always 0(posedge Clock)
if (Start -- 1) RegQ <- Multiplier; //load in Start state
else if (Shift -- 1) RegQ <- {RegA[0],RegQ[7:1]}; //shift in Shift state
//Accumulator register (clear, load, shift)
44
45
46
48
49
                  always 8(posedge Clock)
if (Start == 1) RegA <= 16'b0; //clear in Start state
else if (Add == 1 && Count == 7) RegA <= RegA = RegM;
//Add or subtract in Add state
else if (Add == 1 && Count != 7) RegA <= RegA + RegM;
else if (Shift == 1) RegA <= RegA >>> 1; //shift in Shift state
always 8(posedge Clock, negedge Reset)
if (Reset == 0) Done = 1'b0; else if (Halt == 1) Done = 1'b1;
else Done = 1'b0;
//Instantiate controller module
                   always @(posedge Clock)
50
51
52.
53
54
5.5
57
复数.
                   //Instantiate controller module
                   MultControl8x8 Ctrl (Clock, Reset, RegQ[0], CO, Start, Add, Shift, Halt);
5.9
                  //Clock cycle counter
always 0 (posedge Clock, negedge Reset)
if (Reset — 1'b0) cycle <= 1'b0;
else if (Done — 1'b0) cycle <= cycle + 1'b1; else cycle <= cycle;
60
61
62
63
                   //Instantiate start/stop toggle
64
                   onoffToggle onoff
66
                         .OnOff(go) , // input OnOff_sig
.IN(ClockIn) , // input IN_sig
.OUT(ClockOut) // output OUT_sig
67
68
69
                  );
//Instantiate SHz clock
70
71
                   FiveHzClock FiveHz_clock
                         .clock(ClockOut) , // input clock_sig
.reset(Reset) , // input reset_sig
.FiveHz(Clock) // output FiveHz_sig
74
75
```

```
77
78
79
               );
//Instantiate buffer registers
               NbitRegisterWclear MPDBuffer
 8Õ
                   .D(X) , // input [N-1:0] D_sig
.Q(Multiplicand), // output [N-1:0] Q_sig
.CLK(MPDin) , // input CLK_sig
.CLR(Reset) // input CLR_sig
 81
82
 83
84
 85
              );
NbitRegisterWclear MPRBuffer
 86
 87
                   .D(X) , // input [N-1:0] D_sig
.Q(Multiplier) , // output [N-1:0] Q_sig
.CLK(MPRin) , // input CLK_sig
.CLR(Reset) // input CLR_sig
 88
 89
 90
 91
92
 93
94
               NbitRegisterWclear #(16) OutBuffer
                   .D(In_Out) , // input [N-1:0] D_sig
.Q(ProdOut) , // output [N-1:0] O_sig
.CLK(~MPDin|~MPRin|Done) , // input CLK_sig
.CLR(Reset) // input CLR_sig
 95
 96
 97
 98
 99
              );
//Instantiate 2-to-1 multiplexer
100
              mux #(16) in_out
(
101
102
                   .A({Multiplicand, Multiplier}) , // input [N-1:0] A_sig .B(Product) , // input [N-1:0] B_sig .Y(In_Out) , // output [N-1:0] Y_sig .S(Halt) // input S_sig
103
104
105
106
              );
//Instantiate output decoders
binary2seven clock_cycle_high
107
108
109
110
                   .BIN(cycle [7:4]) , // input [3:0] BIN_sig .SEV(out5) // output [0:6] SEV_sig
112
113
              );
bjinary2seven clock_cycle_low
114
115
                   .BIN(cycle[3:0]) , // input [3:0] BIN_sig .SEV(out4) // output [0:6] SEV_sig
116
117
118
119
               binary2seven ProdOutHigh1
120
                   121
122
123
              ):
binary2seven ProdOutHigh0
124
125
                   .BIN(ProdOut[11:8]) , // input [3:0] BIN_sig .SEV(out2) // output [0:6] SEV_sig
126
127
128
129
130
               binary2seven ProdOutLow1
                   .BIN(ProdOut[7:4]) , // input [3:0] BIN_sig .SEV(out1) // output [0:6] SEV_sig
131
132
133
              );
binary2seven ProdOutLow0
134
135
                   .BIN(ProdOut[3:0]) , // input [3:0] BIN_sig .SEV(out0) // output [0:6] SEV_sig
136
137
138
         endmodu le
139
140
141
```

```
module DIV(
input [7:0] inpt,
input CLOCK,
  2
                   input START,
  6
                   input LoadALow, LoadAHigh, LoadB, Reset,
                 //input OUT,
//output req [0:6] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0,
output [15:0] OUT,
output DONE
  q
10
11
                  logic [7:0] HEX01, HEX23, HEX45;
logic [3:0] HEX5IN, HEX4IN, HEX3IN, HEX2IN, HEXIIN, HEX0IN;
logic [7:0] countcycles;
logic [15:0] Dividendw;
logic [15:0] Dividend;
logic [7:0] Divisorw;
logic [7:0] Divisor;
logic [7:0] QuotientF;
logic [7:0] QuotientF;
logic [7:0] RemainderF;
logic [7:0] RemainderF;
logic [7:0] Remainder;
logic [8:0] alu_out;
logic [8:0] alu_out;
logic [8:0] alu_out;
12
13
15
16
17
18
19
20
21
24
25
26
27
                   logic [8:0] mux_out
logic [8:0] mux_out
logic [8:0] mux_in:
logic [8:0] R_out;
logic [7:0] O_out;
logic [7:0] D_out;
                                            mux_out;
mux_in;
28
30
31
                   logic Rload;
logic Gload;
33
34
                   logic Dload;
logic Rshift;
35
36
                  logic Qshift;
logic AddSub;
logic Qbit;
37
38
39
40
41
                 //assign negR=1'b0;
43
44
45
                  NbitRegisterWclear LOADAlow
46
                         .D(inpt) , //input [7:0] DataIn_siq
.Q(Dividendw[7:0]), //output [7:0] DataOut_siq
.CLK(LoadALow) , //input CLK_siq
.CLR(Reset) //input CLR_siq
47
49
50
51
52
53
                  NbitRegisterWclear LOADAHigh
5.5
                         .D(inpt) , // input [7:0] DataIn_siq
.Q(Dividendw[15:8]) , // output [7:0] DataOut_siq
.CLK(LoadAHigh) , // input CLK_siq
.CLR(Reset) // input CLR_siq
56
58
59
60
61
                 NbitRegisterWclear LOADB
62
64
                         .D(inpt) , // input [7:0] DataIn_siq
.Q(Divisor), // output [7:0] DataOut_siq
.CLK(LoadB) , // input CLK_siq
.CLR(Reset) // input CLR_siq
65
66
67
68
69
70
71
                   Dividend2TwosComp Dividend2TwosComp_inst
73
74
                          .BinarySM(Dividendw) , // input [15:0] BinarySM_siq .TwosComp(Dividend) // output [15:0] TwosComp_siq
```

```
78
                        Binary SM2Twos Comp Binary SM2Twos Comp_inst
                       .BinarySM(Divisorw) , // input [7:0] BinarySM_siq
.TwosComp(Divisor) // output [7:0] TwosComp_siq
);*/
  80
  81
  82
  83.
  84
  85
                       assign negR- (Dividendw[15] ^ Divisor[7]);
                      assign negR= (Dividendw[15] ^ Divisor[7]);
assign countcycles = {5'b0,Count};
assign Remainder - R_out[7:0];
assign mux_in = {1'b0, Dividend[15:8]};
assign mux_in = {1'b0, Dividend[15:8]};
assign Quotient = Q_out;
mux #(9) Mux1 (alu_out, mux_in, mux_out, Qload);
shiftreg #(9) Rreg (mux_out, R_out, CLOCK, Rload, Rshift, Q_out[7]);
shiftreg #(8) Qreg (Dividend[7:0], Q_out, CLOCK, Qload, Qshift, Qbit);
shiftreg #(8) Dreg (Divisor, D_out, CLOCK, Dload, 1'b0, 1'b0);
alu #(8) AdSb (R_out, D_out, alu_out, AddSub);
dcontrol DivCtrl (CLOCK, START, alu_out[8], AddSub, Dload, Rload, Qload, Rshift, Qshift,
NE. Count. Obit);
  87
  88
  息祭:
  90
  91
  92
  93
  94
  9.5
  96
               DONE, Count, Qbit);
  97
  98
                        Result2TwosComp Result2TwosComp_inst
  99
                                .negR(negR) , // input negR_sig
.BinarySM(Quotient) , // input [7:0] BinarySM_sig
.TwosComp(QuotientF) // output [7:0] TwosComp_sig
100
101
102
103
104
105
              /* Result2TwosComp RemainderTwosComp
106
                                .negR(~negR) , // input negR_sig
.BinarySM(Remainder) , // input [7:0] BinarySM_sig
.TwosComp(RemainderF) // output [7:0] TwosComp_sig
107
108
109
110
111
                       assign HEXSIN = (START == 1) ? Dividendw[15:12] : countcycles[7:4]; //START == 0 assign HEX4IN = (START == 1) ? Dividendw[11:8] : countcycles[3:0]; assign HEX3IN = (START == 1) ? Dividendw[7:4] : QuotientF[7:4]; assign HEX2IN = (START == 1) ? Dividendw[3:0] : QuotientF[3:0]; assign HEX1IN = (START == 1) ? Divisor[7:4] : Remainder[7:4]; assign HEX0IN = (START == 1) ? Divisor[3:0] : Remainder[3:0];
112
113
114
115
116
117
118
                       assign HEX01 = {HEX0IN,HEX1IN};
assign HEX23 = {HEX2IN,HEX3IN};
assign HEX45 = {HEX4IN,HEX5IN};
119
121
122
123
                       assign OUT = {HEX01,HEX23};
```

CODE THAT DEMONSTRATED ERROR ON THE HEX BOARD FOR ADDITIONAL FEATURES TO THE PROJECT.

```
1 //output Er for invalid
2 ⊟module validOut (
3
         input [3:0] BIN,
4
         input valid,
5
         output reg [0:6] SEV);
6
             always @ (BIN)
7
                 case ({BIN[3:0]})
8
                     4'b1110: if(~valid) begin {SEV[0:6]} = 7'b0110000; end
9
                     else begin \{SEV[0:6]\} = 7'b11111111; end//E
10
                      4'b1111: if(\simvalid) begin {SEV[0:6]} = 7'b1111010; end
                     else begin {SEV[0:6]} = 7'b1111111; end//r
11
12
                 endcase
     endmodule
```

```
//Temitayo Aderounmu - 1001568524 - Ass:
//Calculator Output Unit
module CALCOU (
   input [7:0] A,
   //input clock, reset,
   output [0:6] HEX3, HEX2, HEX1, HEX0);
   wire [15:0] bcdout;
   wire [3:0] ONES, TENS;
   wire [1:0] HUNDREDS;
   wire [7:0] R;
   wire [3:0] SIGN,HUN;
   wire lastBit,threeLead, secLead;
   assign SIGN = {3'b0,lastBit};
   assign HUN = {2'b0,HUNDREDS};
               //Temitayo Aderounmu - 1001568524 - Assignment 3 - CSE 4357 - Spring 2023
  3
  5
  8
10
11
12
14
15
16
17
                  TwoCompToSign TwoCompToSign_inst
                 .A(A) . // input [7:0] A_sig
.R(R) . // output [7:0] R_sig
.lastBit(lastBit) // output lastBit_sig
);
18
19
20
21
22
                  binary2bcd binary2bcd_inst
                 .A(R) . // input [7:0] A_sig
.ONES(ONES) . // output [3:0] ONES_sig
.TENS(TENS) . // output [3:0] TENS_sig
.HUNDREDS(HUNDREDS) // output [1:0] HUNDREDS_sig
);
24
25
28
29
30
                  assign threeLead = (HUNDREDS==0)?1:0;
assign secLead = (TENS==0)?1:0;
31
32
33
                  //Instantiate binary to seven segment decoders for displaying inputs and outputs in HEX
34
35
36
37
                 sign 2seven sign 2seven_inst
                 .BIN(SIGN) // input [3:0] BIN_sig
.threeLead(threeLead) . // input threeLead_sig
.SEV(HEX3) // output [0:6] SEV_sig
);
38
39
40
41
42
43
                  hun2seven hun2seven_inst
                 .BIN(HUN) , // input [3:0] BIN_sig
.signbit(lastBit) , // input signbit_sig
.secLead(secLead) , // input secLead_sig
.SEV(HEX2) // output [0:6] SEV_sig
);
44
45
46
47
48
49
                 ten2seven ten2seven_inst
                 (
    .BIN(TENS) , // input [3:0] BIN_sig
    .threeLead(threeLead) , // input threeLead_sig
    .signbit(lastBit) , // input signbit_sig
    .SEV(HEX1) // output [0:6] SEV_sig
);
54
55
56
57
58
59
                  ones 2seven ONES1
60
61
                 .BIN(ONES), // input [3:0] BIN_sig
.secLead(secLead), // input secLead_sig
.threeLead(threeLead), // input threeLead_sig
.SEV(HEXO) // output [0:6] SEV_sig
);
62
63
66
67
          en d modu 1e
```

PIN ASSIGNMENTS

PART1:

	Status	From	To	Assignment Name	Value	Enabled	Entity	Comment	Tag
1	Ok		Clear	Location	PIN_B8	Yes			
2 (Ok		Clock	Location	PIN_P11	Yes			
3 (0k		OVRF	Location	PIN_B11	Yes			
4 (Ok		HEX0(0)	Location	PIN_C14	Yes			
5 (0k		HEX0(1)	Location	PIN_E15	Yes			
5 0	Ok		HEX0(2)	Location	PIN_C15	Yes			
7 (0k		HEX0(3)	Location	PIN_C16	Yes			
в (Ok		HEX0[4]	Location	PIN_E16	Yes			
0 0	0k		HEX0(5)	Location	PIN_D17	Yes			
10 0	Ok		HEX0[6]	Location	PIN_C17	Yes			
11 (0k		HEX1 (0)	Location	PIN_C18	Yes			
12 (0k		HEX1(1)	Location	PIN_D18	Yes			
13 (0k		HEX1(2)	Location	PIN_E18	Yes			
14 (0k		HEX1(3)	Location	PIN B16	Yes			
15 0	Ok		HEX1[4]	Location	PIN A17	Yes			
16 0	0k		HEX1 (5)	Location	PIN_A18	Yes			
17 (Ok		HEX1 (6)	Location	PIN B17	Yes			
18 0	0k		HEX2 [0]	Location	PIN_B20	Yes			
19 0	Ok		HEX2[1]	Location	PIN A20	Yes			
20 0	Ok		HEX2 (2)	Location	PIN_B19	Yes			
21 (Ok		HEX2(3)	Location	PIN A21	Yes			
22 (0k		HEX2 [4]	Location	PIN_B21	Yes			
23 (Ok		HEX2(5)	Location	PIN_C22	Yes			
24 (0k		HEX2 (6)	Location	PIN_B22	Yes			
25 (Ok		HEX3(0)	Location	PIN_F21	Yes			
26 0	Ok		HEX3[1]	Location	PIN_E22	Yes			
27 (Ok .		HEX3 [2]	Location	PIN E21	Yes			
28 (Ok		HEX3(3)	Location	PIN_C19	Yes			
29 (Ok .		HEX3[4]	Location	PIN C20	Yes			
30 0	Ok		HEX3 [5]	Location	PIN_D19	Yes			
31 (Ok		HEX3(6)	Location	PIN_E17	Yes			
32 (Ok		col(0)	Location	PIN_AA12	Yes			
33 (Ok		col[1]	Location	PIN_AA11	Yes			
34 (Ok		col[2]	Location	PIN Y10	Yes			
35 (Ok		col[3]	Location	PIN_AB9	Yes			
36 0	Ok		row(0)	Location	PIN_AB8	Yes			
37 (Ok		row[1]	Location	PIN_AB7	Yes			
38 0	Ok		row [2]	Location	PIN AB6	Yes			
39 0	Ok		row[3]	Location	PIN_AB5	Yes			

	Status	From	То	Assignment Name	Value	Enabled	Entity	Comment	Tag
40	Ok		row[3]	Location	PIN_AB5	Yes			
41	Ok		AddSub	Location	PIN_C10	Yes			
42		< <new>>></new>	< <new>>></new>	< <new>>></new>					