Name: Temitayo Aderounmu

UTA ID: 1001568524

CSE 2441-001 Spring 2022 Term Project

Project Report

Instructor: Dr. Bill Carroll

TA: Khaled Ahmed

Due Date: 05/02/2022

X Comment

[&]quot;I __Temitayo Aderounmu__ did not give or receive any assistance on this project, and the report submitted is wholly my own."

Contents

Signed Cover Page [Project]	1
Contents	2
Introduction	3
Project Overview	3
Project requirements	3
Project Status	3
System Design	4
System Level description and diagrams	4
Verilog code	7
Test results	9
Controller design details	10
Functional description and diagram showing I/O	10
State diagram	12
Verilog code	13
Test Results	14
Summary	14
Photos and Videos of program execution	14
CONCLUSION	15
Resolution of design	15
Implementation Difficulties	15
Lessons	17
References	17

CSE 2441 Term Project Report

3

CSE 2441 Term Project: Introduction

INTRODUCTION

Project Overview:

The term project involves the design and implementation task that is based on the knowledge we have gained throughout the semester in the lecture, lab sessions and homework. The main task is for us to incorporates different and various parts into one to make the TRISC processor. The different components have been performed in the previous labs. The different components include the Random-Access Memory [RAM], the program counter [PC], the Accumulator [ACC], the Arithmetic Logic Unit [ALU], the Instruction Register [IR], and the Control Unit [CU]. This many parts incorporated into one, with carefully specified inputs and outputs made up

the whole project.

Project Requirements:

For the project, we have to have a completed design, that is simulated, implemented and tested. We also have to make a project report, which has to include a cover sheet, Table of contents, Introduction, System design, Controller design details, test results and conclusion. For the project, before testing the TRISC design and realization, we first have to load a given program


into the RAM, which is then incorporated into the TRISC Organization.

Project Status:

The Project was completed on Friday, the 29th of April 2022, and was signed off by Khaled as being completed. The design met all specifications, and my code executed properly and correctly.

SYSTEM DESIGN DETAILS:

System Level description and diagrams showing input and output.



This figure shows the RTL diagram of the whole TRISC project obtained from the Netlist Viewer option on the Tool tab of Quartus prime.




Figure 1 - triscRAM Loader (TRISC mode: SW9=0, Loader mode: SW9=1)

This figure shows the incorporation of the triscRAM loader into the TRISC organization processor. Before testing the TRISC design and realization, we first have to load the triscRAM with the given inputs:

0: 0F, 1: 61, 2: 62, 3: 1E, 4: 74, 5: 0E, 6: 66, 7: 89, 8: 88, 9: 69, A: 2E, B: 7B, C: 6C, D: 88, E: EE, F: FF

The loaded data is then sent into the RAM associated with the main TRISC organization unit, and the information is used to fetch instructions and perform them.





Figure 2 - TRISC for INC. CLR. LDA. STA. ADD. and JMP.

The TRISC organization is a machine that encodes integers parsed into it. The arithmetic logic unit incorporated into the unit, can perform several operations including, Add, Subtract, And, and XOR The registers also have an instruction set including it being cleared or incremented. The program counter holds the address of memory where the instructions that we want to fetch is.

Figure 8.7 TRISC4 instruction cycle



This instruction cycle shows the necessary steps needed for the TRISC organization machine to fetch from memory and execute any given instruction.

Fetch means to read instruction from memory. And once we read it from the RAM, it comes out of the memory and goes onto the Memory Data Out Bus [MDO], and the operation code[opcode], which is in the first 4-bit of the MDO Bus, goes into the Instruction register as an input. Then the control unit reads the instruction register and determines what instructions needs to be executed. The control unit then generates the signal needed to implement that instruction to the functional units, which then outputs and executes the instruction.

The image below shows the input and output used to integrate the project on the DE10-Lite board.

```
Inputs – Start/Stop (KEY0), SysClock (KEY1)

HEX outputs – PC (HEX5), MAR (HEX4), MDOut (HEX3 & HEX2), MDIn (HEX1 & HEX0)

LED outputs – C0 (G0), C1 (G1), C2 (G2), C3 (G3), C4 (G4), C5 (G5), C7 (G6), C8 (G7), C9 (G8), C10 (G9),

C11 (R6), C12 (R7), C13(R8), and C14 (R9). You may use the remaining LEDs for debugging purposes in any way you see fit.
```

The table below shows the instruction set for the TRISC processor, and the highlighted instruction, shows the instruction that were actually executed for the project.

TRISC Instruction Set

Instruction	Function	Register Transfer	Op Code
LDA	Load ACC	ACC ← (MDR)	0000
STA	Store ACC	MDR ← (ACC)	0001
ADD	Add ACC	$ACC \leftarrow (ACC) + (MDR)$	0010
SUB	Subtract ACC	$ACC \leftarrow (ACC) - (MDR)$	0011
XOR	XOR ACC	$ACC \leftarrow (ACC) \oplus (MDR)$	0100
INC	Increment ACC	ACC ← (ACC) + 1	0110
CLR	Clear ACC	ACC ← 0	0111
JMP	Jump	PC ← (MDR)	1000
JPZ	Jump if 0	PC ← (MDR) if Z = 1	1100
JPN	Jump if < 0	PC ← (MDR) if N = 1	1001
HLT	Halt	PC ← 0	1111

Verilog code:

```
//verliog Model for the TRISC PROCCESOR
//TEMITAYO ADEROUNMU 1001568524 - CSE 2441 TERM DESIGN PROJECT - SPRING 2022
Emodule TRISC (
                          input Mode, ClockIn, ClearAddGen, RW,
input [7:0] DataIn,
                                                                                                                                      //Mode = SW9, ClockIn = Key2, Cl
//DataIn = {SW7,SW6,SW5,SW4,SW3,
                          input SysClock, SystemReset,
                         //output declarations to be displayed on HEX
//output [6:0] Addout,
output [13:0] Dataout, //for MDIdisplay HEXO & HEXI
output [13:0] MDDOUt, //for MDDdisplay HEX 2 & HEX3
output [6:0] RAMAddout, //HEX4
output [6:0] Progcout, /HEX 5
output C0.01,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14); //control signal out
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
35
                         // ID output in CU
//output for IR and inp
//internal led config.
                         //internal wires for RAM
wire [7:0] MDI, MDO;
wire [3:0] AddIn, AddGen, RAMadd;
wire RAMin, RAMwrite, toggle;
wire [7:0] RAMdata;
                                                                                                                                                           // MDI & MDO buses
//AddIn is the address
36
37
38
                            //assigning values to control output
                          //assign C0=C0; assign C1=C1; assign C2=C2; assign C3=C3; assign C4=C4; assign C7=C7; assign C8=C8; assign C9=C9; assign C5=C5; assign C10=C10; assign C11=C11; assign C12=C12; assign C13=C13; assign C14=C14;
39
40
41
42
43
44
                           //assigning values to control bus
assign c0=CBus[0]; assign c1=CBus[1]; assign c2=CBus[2];
assign c3=CBus[3]; assign c4=CBus[4]; assign c7=CBus[7];
assign c8=CBus[8]; assign c9=CBus[9]; assign c5=CBus[5];
assign c10=CBus[10]; assign c11=CBus[11]; assign c12=CBus[12];
assign c13=CBus[13]; assign c14=CBus[14];
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
                          //internal wires for ACC and ALU
wire [3:0] ALUout;
wire [3:0] AOut,Bout;
wire [1:0] Sout;
wire a1,b1,h1,d1,e1,f1,g1,a0,b0,h0,d0,e0,f0,g0;
wire OVR, Cout;
                           //setting PC output
wire [3:0] PCout;
                           //setting buffer register output
wire [3:0] BRout;
 62
63
64
```

```
//assigning value to RAMadd
                                                                   assign RAMadd = CBus[3] == 0 ? MDO[3:0] : PCout;
         68
         69
                                                                //implementing triscRAMloader and setting output
assign AddIn = Mode == 1'b0 ? RAMadd : AddGen;
assign RAMin = Mode == 1'b0 ? SysClock*c4 : ClockIn;
assign RAMdata = Mode == 1'b0 ? MDI : DataIn;
assign RAMwrite = Mode == 1'b0 ? c5 : ~RW;
        70
71
72
73
74
75
76
77
78
79
                                                                                       OnOffToggle DivideX2
                                                              .onoff(clockIn) , // input onoff_sig
.IN(1'b1) , // input IN_sig
.OUT(toggle) // output OUT_sig
);
                                    80
     21
84
                                                                 BinUp AddressGen
                                                (
.inc(toggle), // input inc_sig
.clear(clearAddGen), // input clear_sig
.load(1'b1), // input load_sig
.D(4'b0), // input [N-1:0] D_sig
.Q(AddGen) // output [N-1:0] Q_sig
);
 85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
                                                               triscRAM RAM
                           ē
                                                 (
.address ( AddIn ),
.clock ( ~RAMin ),
.data ( RAMdata ),
.wren ( RAMwrite ),
.q ( MDO )
);
 103
 104
105
106
107
                                                   //sending opcode into instruction register, and IRout into Control Unit
                                                   InstructionRegister InstructionRegister_inst
108
109
110
111
112
113
                           115
116
117
                                                      ControlUnit ControlUnit_inst
                                                    ControlUnit ControlUnit_inst

.x(IRout) , // input [3:0] x_sig
.SystemClock(~SysClock) , // input SystemClock_sig
.SystemReset(SystemReset) , // input SystemReset_sig
.Xout() , // output [3:0] Xout_sig
.Toutput() , // output [0:15] IDoutput_sig
.C0(EBus[0]) , // output c0_sig
.C1(EBus[1]) , // output c1_sig
.C2(EBus[2]) , // output c2_sig
.C3(CBus[2]) , // output c3_sig
.C4(CBus[4]) , // output c3_sig
.C4(CBus[4]) , // output c7_sig
.C8(CBus[5]) , // output c8_sig
.C9(CBus[9]) , // output c8_sig
.C9(CBus[9]) , // output c9_sig
.C5(CBus[5]) , // output c1_sig
.C1(CBus[11]) , // output c11_sig
.C11(CBus[11]) , // output C11_sig
.C12(CBus[12]) , // output C12_sig
.C13(CBus[13]) , // output C12_sig
.C14(CBus[14])  // output C14_sig
                                ⊟(
   120
  121
122
123
  124
125
 126
127
128
  129
130
131
  132
133
134
  135
136
 137
138
139
                                      );
 140
                                                  ALU ALU_inst
                                                                                                                                                                                                                                                                                                                                                    //Buffer for ALU
                                                             .U ALU_inst

.A(MDI[3:0]) , // input [3:0] A_sig
.B(MD0[3:0]) , // input [3:0] B_sig
.S($c12,c13)) , // input [1:0] S_sig
.OVR(OVR) , // output OVR_sig
.Cout(Cout) , // output Cout_sig
.Aout(Aout) , // output [3:0] Aout_sig
.Bout(Bout) , // output [3:0] Bout_sig
.Sout(Sout) , // output [3:0] Bout_sig
.Sout(Sout) , // output 1.5ig
.Sout(Sout) , // output 1.5ig
.Sout(Sout) , // output al_sig
.Sout(Sout) , // output 1.5ig

                                                                                                                                                                                                                                                                                              186
187
188
189
190
191
192
193
194
195
196
197
198
                                                                                                                                                                                                                                                                                                                                                 BufferRegister BufferRegister_inst
                                                                                                                                                                                                                                                                                                                          ⋳
 158
159
160
161
162
163
164
165
166
167
                                                                                                                                                                                                                                                                                                                                                             .BR(ALUout), // input [3:0] BR_sig 
.Load(-CBus[14]), // input Load_sig 
.Clear(1'b1), // input Clear_sig 
.BRout(BRout) // output [3:0] BRout_sig
                                                                                                                                                                                                                                                                                                                                                 //Accumulator initiation
  169
170
171
172
173
174
175
176
177
178
179
                                                                                                                                                                                                                                                                                                199
200
201
202
                                                                                                                                                                                                                                                                                                                                                 Accumulator Accumulator_inst
                                                                                                                                                                                                                                                                                                                           ₽
                                                                                                                                                                                                                                                                                                                                                             .ALU(MDD[3:0]) , // input [3:0] ALU_sig //my a al .MDR(BRout) , // input [3:0] MDR_sig .ALUMDR(CBUS[10]) , // input ALUMDR_sig .LOAD(-CBUS[11]) , // input LOAD_sig .CLR(~CBUS[8]) , // input CLR_sig .INC(~CBUS[8]) , // input INC_sig .ACout(MDI[3:0]) // output [3:0] ACout_sig
                                                                                                                                                                                                                                                                                               203
204
205
206
                                                                                                                                                                                                                                                                                                207
208
209
210
   180
                                                                                                                                                                                                                                                                                             211
```

```
233
234
235
                                                                                   213
214
                                                                                                  //PC display on HEX5
                binary2seven MAR_HEX4
         215
                                                                                                  binary2seven PCout_HEX5
236
237
238
                     .w(AddIn[
                                                 input
                                                           w_siq
                                                                                   216
                    .x(AddIn[2])
.y(AddIn[1])
.z(AddIn[0])
                                                 input
                                                           x_sig
                                                                                   217
                                                                                                       . w(PCout [
                                                                                                                                   input
                                                                                                                                            w_sig
                     y(Addintal)
z(Addin[0])
a(RAMaddout[0])
"'RAMaddout[1])
                                                 inbut
                                                           v siā
                                                                                                                                             x_sig
                                                                                                       .x(PCout
                                                                                                                                   input
239
240
241
242
                                                 input
                                                           z_sig
                                                                                                       .y(PCout[1]
.z(PCout[0]
                                                                                                                                            y_sig
z_sig
                                                                                   219
                                                                                                                                   input
                                                                      a_sig
b_sig
c_sig
d_sig
                                                          output
                                                                                   220
                                                                                                                                   input
                                                                                                        .a(ProgCOut[0])
                     .b(RAMaddout
                                                          output
                                                                                   221
                                                                                                                                       output
                                                                                                       .a(ProgCout[1])
.b(ProgCout[2])
.c(ProgCout[3])
.d(ProgCout[4])
.f(ProgCout[5])
.g(ProgCout[6])
                     .c(RAMaddout
                                                          output
                                                                                   222
                                                                                                                                                   b_sig
c_sig
                                                                                                                                       output
                     .c(RAMaddout[2])
.d(RAMaddout[3])
.e(RAMaddout[4])
.f(RAMaddout[5])
.g(RAMaddout[6])
243
244
                     .d(RAMaddout
                                                          output
                                                                                                                                       output
                     .e(RAMaddOut
.f(RAMaddOut
                                                                                                                                                   d_sig
e_sig
f_sig
                                                                      e_sig
f_sig
                                                                                   224
225
                                                          output
                                                                                                                                       output
245
246
247
                                                          output
                                                                                                                                       output
                                                     output
                                                                                   226
                                                                g_sig
                                                                                                                                       output
                                                                                   227
                                                                                                                                       output
248
254
255
256
257
                 binary2seven MDOLow_HEX3
                                                                                                   binary2seven MDOLow_HEX2
                                                                                   271
         272
273
274
275
276
                                                                                            . w(MDO
                                                   input
                                                              w_sig
                                                                                                        .w(MDO[3])
.x(MDO[2])
.y(MDO[1])
.z(MDO[0])
                      .x(MDO
                                                   input
                                                               x_sig
                     .y(MDO[
.z(MDO[
258
                                                                                                                                      input
                                                                                                                                                 x_sig
                                                   input
                                                              y_sig
z_sig
                                                                                                                                                 y_sig
259
                                                                                                                                      input
                                                   input
                     .z(MDO[4]),
.a(MDOOUT[7]).b(MDOOUT[8]).c(MDOOUT[9]).d(MDOOUT[10]).e(MDOOUT[11]).f(MDOOUT[12]).g(MDOOUT[13])
                                                                                                                                                z_sig
out a_
260
                                                                                                                                      input
                                                        output
                                                                     ă_sig
                                                                                                        .a(MDOOut[0])
.b(MDOOut[1])
                                                                                   277
278
                                                                                                                                          output
261
                                                        output
                                                                     b_sig
                                                                                                                                          output
                                                                                                                                                       b_sig
262
                                                        output
                                                                     c_sig
                                                                                   279
280
                                                                                                        .c(MDOOut
                                                                                                                                          output
                                                                                                                                                       c_sig
263
264
                                                                     d_sig
                                                        output
                                                                                                                                                       d_sig
                                                                                                                                          output
                                                                     e_sig
f_sig
                                                        output
                                                                                                                                                       e_sig
                                                                                   281
                                                                                                        .e(MDOOut
                                                                                                                                          output
265
                                                        output
                                                                                                        .f(MDOOut
                                                                                   282
                                                                                                                                          output
                                                                                                                                                         _sig
266
                                                                     g_sig
                                                        output
                                                                                   283
                                                                                                         . g (MDOOut [6])
                                                                                                                                     output'
                                                                                                                                                  g_sig
267
                                                                                   284
                                                                                                   );
268
                                                                                   285
269
                                                                                                     binary2seven MDILow_HEX0
                                                                                      305
 288
                  binary2seven MDIHigh_HEX1
                                                                                                          .w(RAMdata[3])
                                                                                                                                        input
input
                                                                                                                                                   w_sig
x_sig
 289
                                                                                       307
          .x(RAMdata[
                                                                                       308
 290
                       .w(RAMdata
                                                            input
                                                                        w_sig
                                                                                                                                                   y_sig
z_sig
a_sig
b_sig
                                                                                                          .y(RAMdata
.z(RAMdata
                                                                                       309
                                                                                                                                         input
 291
                       .x(RAMdata
                                                            input
                                                                        x_sig
                                                                                       310
                                                                                                                                         input
 292
                        .y(RAMdata
                                                            input
                                                                        y_sig
                                                                                                           a (DataOut
                                                                                       311
                                                                                                                                         output
 293
                       .z(RAMdata
                                                                        z_sig
a_sig
                                                            input
                                                                                       312
                                                                                                          .b(DataOut
                                                                                                                                        output
                                                                                                          .c(DataOut
 294
                                                                                      313
                                                                                                                                         output
                                                                                                                                                     c_sig
                       .a(DataOut
                                                            output
                                                                                                                                                    d_sig
                                                                                      314
                                                                                                          .d(DataOut
 295
                        .b(DataOut
                                                            output
                                                                          b_sig
                                                                                                                                         output
                                                                                                                                                    e_sig
f_sig
g_sig
                       .c(DataOut[9])
.d(DataOut[10])
.e(DataOut[11])
.f(DataOut[12])
.g(DataOut[13])
                                                                                       315
                                                                                                          .e(DataOut
.f(DataOut
                                                                                                                                         output
 296
                                                                          c_sig
                                                            output
                                                                                       316
                                                                                                                                         output
                                                                          d_sig
 297
                                                            output
                                                                                       317
                                                                                                          .g(DataOut[
                                                                                                                                         output
 298
                                                                          e_sig
                                                            output
                                                                                       318
 299
                                                            output
                                                                          f_sig
                                                                                       319
 300
                                                            output
                                                                         g_sig
                                                                                      320
321
 301
                  );
                                                                                      322
                                                                                                 endmodule
               //Program counter initiation
142
143
144
               ProgramCounter ProgramCounter_inst
145
146
147
        .LOAD(~CBus[1])
                                                              LOAD_sig
                                            // input CLR_sig
// input INC_sig
// input [3:0] ADDR_sig
// output [3:0] ADDRout_sig
                   .CLR(~CBus[0]),
.INC(~CBus[2]),
.ADDR(MDO[3:0]),
.ADDROUT(PCOUT)
 148
149
150
151
```


Test Results:


Program Results: The accumulator (ACC) should contain the following values after each instruction executes.

```
0: F, 1: 0, 2: 1, 3: 1, 4: 0, 5: 1, 6: 2, 7: 2, 8: 1, 9: 3, A: 4, B: 0, C: 1, D: 1, E: NA, F: NA
```


CONTROLLER DESIGN DETAILS:

Functional description and diagrams showing input and output.






This is the RTL viewer of the controller




The RTL viewer of the control unit that implemented the controller and the Instruction decoder.



The control unit is an integration of the instruction decoder, and the controller. The input from the instruction register [IR] is sent into the instruction decode [ID], which converts the 4-bit integer into a 16-bit, which we will be needing 11 out of that. The controller then goes through a process, of first initializing, then fetching the instructions, and decoding it before sending out various output for the specific instruction to be executed.

State diagram:



The A state is the initializing stage, the B state to the D state is Fetch stage, and the E state is the decoding state. Going from the left to the right, the instruction is increment [INC], clear [CLR], jump [JMP], load [LDA], store [STA], and ADD.

Verilog code:

```
//Verilog code for TRISC control unit
 2
     ⊟module ControlUnit (
          input [3:0] x,
input SystemClock, SystemReset,
output [3:0] Xout,
output [0:15] IDoutput,
 4
 5
 6
7
8
9
           output C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14);
           assign Xout = x;
10
11
12
13
14
15
16
17
18
19
20
21
           InstructionDecoder InstructionDecoder_inst
     □(
                     // input [3:0] x_sig
out) // output [0:15] y_sig
           .y(IDoutput)
          22
24
25
                            c5,c10,c11,c12,c13,c14);
26
       endmodule
```

The control unit Verilog code.

```
//TRISC Control Unit Finite State Machine module FSMController
123456789
         input sysclock,StartStop,LDA,STA,ADD,SUB,XOR,INC,CLR,JMP,JPZ,JPN,HLT,
output reg C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14
        //INITIALIZE
                                                                                       //FETCH
   Ė
           /INC=0110
/CLR=0111
                                                                                        /JMP=1000
                                                                                        /LDA=0000
                                                                                       //LDA
                                                                                        /L DΔ
                                                                                        /STA=0001
                                                                                        /STA
                                                                                        ADD
                                                                                        ADD
                                                                                        /ADD
    endmodule
```

Controller Verilog Code

TEST RESULTS

Summary:

With the program loaded into the TRISC RAM loader, the various instructions were executed, and different output were shown on the DE10 lite board. The first value outputted was F, and the corresponding program loaded was 0F, this shows that the opcode for this was 0000, and the instruction for that would be load, which means that F is being loaded. The next loaded program was 61, this shows that the opcode for this was 0110, and the instruction for that would be increment, which means 0 would be outputted. And for the next program, which is 62, it also implements the increment instruction and 1 would now be outputted. This occurs for the rest of the program loaded into the RAM at the beginning of the testing process. All of the output I obtained while testing matched the expected results for each instruction.

Photos and videos of execution:









CONCLUSION

Resolution of Design:


For this project, after working on it for about a week and a half, I was able to resolve all the initial issues I had by the 29th of April. After many deliberations, it was discovered that the main problem that prevented my code from executing was an error found in my finite state controller code, which was fixed thereafter, and everything started working perfectly.

Implementation Difficulties:

April 28th, 2022, testing difficulties documentation:

I am still running into some issues. I am not sure where the problem is, but I do not really understand how to store the output of my accumulator. Using the buffer register, I sent in the ALU program output as input for the buffer register, and the output that I get from the buffer register is an input for the accumulator. And looking at the TRISC diagram, it illustrates that the accumulator outputs to the MDI bus, and also to the ALU, I am not sure if I correctly set the condition, for where the accumulator output should be.

While testing the processor on the DE 10 lite board, though the program was loaded correctly, as I read through it by continuously clicking on key 2, to iterate through the memory, and made sure it was loaded correctly. Then I turned off the mode [SW 9], and test if the processor works correctly, however only some of it were correct. And after several rounds of testing, I noticed that after the program fetched it first increment instruction, it stayed at that instruction (the MDO display on the board did not change) and kept incrementing the value shown on the MDI in on HEX 0 and on HEX 1. The picture below shows where it worked Before it started the incrementing instruction continuously.



On the twenty ninth of April, after many debugging, I noticed that when assigning signals that was from the control unit, I forgot to assign C3, which is a signal being sent into the TRISC RAM to determine whether to select the MDO or the program counter output as an input for the TRISC RAM. The worries I had before about whether I was using the buffer register correctly was needless, as it was implemented correctly from the start. Another mistake I noticed was that the values of the controls being sent was offset by one, so I went back to edit the FSM controller Verilog code, which solved the problem I was experiencing.

Lesson:

With this project, we have gained a lot of knowledge about instantiating different components into a main Verilog HDL file. In this project, we integrated the TRISC components on the DE10-Lite board, that have been previously completed in various exercises and homework to implement a function processor that can execute programs consisting of INC, CLR, JMP, LDA, STA, and ADD instructions. Integrating all the different components that were already implemented, allowed us to get the full experience of designing the processor.

References:

Nelson, Victor P., et al Digital Logic Circuit and Design. Pearson Education, Inc., 2019.