0x000	CTRL	PIO control register		
0x004	FSTAT	FIFO status register		
800x0	FDEBUG	FIFO debug register		
0x00c	FLEVEL	FIFO levels		
0x010	TXF0	Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO. Attempting to write to a full FIFO has effect on the FIFO state or contents, and sets the sticky FDEBUG_TX error flag for this FIFO.	s no	ER
31:27	Reserved.		_	-
26	machines in ne PREV_PIO_MAS	ighbouring PIO blocks, as specified by NEXT_PIO_MASK and EK in the same write.  nt to writing 1 to the corresponding CLKDIV_RESTART bits in those	SC	0x0