

<b>0x000</b>	CTRL	PIO control register		
<b>0x004</b>	FSTAT	FIFO status register		
<b>0x008</b>	FDEBUG	FIFO debug register		
<b>0x00c</b>	FLEVEL	FIFO levels		
<b>0x010</b>	TXF0	Direct write access to the TX FIFO for this state machine. Each write pushes one word to the FIFO. Attempting to write to a full FIFO has no effect on the FIFO state or contents, and sets the sticky FDEBUG_TXOVER error flag for this FIFO.		
<b>31:27</b>	Reserved.		-	-
<b>26</b>	NEXTPREV_CLKDIV_RESTART: Write 1 to restart the clock dividers of state machines in neighbouring PIO blocks, as specified by NEXT_PIO_MASK and PREV_PIO_MASK in the same write.  This is equivalent to writing 1 to the corresponding CLKDIV_RESTART bits in those PIOs' CTRL registers.		SC	0x0