| Enrollment No. | |
|----------------|--|
| | |




ADIT/GCET/MBIT (CONSTITUENT INSTITUTION OF CVMU) BE – SEMESTER – 6th INTERNAL EXAMINATION – FEB 2023-24

MICROPROCESSOR TECHNOLOGIES (102045610)

Instructions:

- 1. Figures on the right indicate full marks.

| | 2. | Make the suitable assumption if required, do specify the same. | |
|------|------------|---|------|
| Q. 1 | (A) | Answer the Following. (Each question carries one mark). | [08] |
| | (i) | List the four operations commonly performed by the 8085 microprocessor. | |
| | | Microprocessor Initiated operations: Memory read, Memory writes, I/O read and I/O write | |
| | | Internal Data Operation | |
| | | Peripheral and externally initiated operations | |
| | (ii) | For each pin show whether it is an input line or an output line to microprocessor: ALE, HLDA | |
| | | ALE, HLDA: Output line (MP to Peripheral) | |
| | (iii) | How many T –states are required for LXI instruction? | |
| | | 10 T-states | |
| | (iv) | What is the use of READY pin of 8085? | |
| | | to delay the microprocessor until the slow responding peripheral is ready to send or accept the | |
| | | data. | |
| | (v) | Which flag is/are not affected by executing INR instruction. | |
| | | Carry flag | |
| | (vi) | Specify the crystal frequency required for the 8085-system having time period of one T-state is | |
| | | $3.72 \mu s. = 2/3.72 \text{micr sec} = 0.53763 \text{ MHz} = 537.63 \text{ KHz}$ | |
| | (vii) | Define the machine cycle and instruction cycle. | |
| | | Machine Cycle: The time required to complete one operation of accessing memory, I/O, or | |
| | | acknowledging an external request. • This cycle may consist of 3 to 6 T-states. | |
| | | Instruction Cycle: The time required to complete the execution of an instruction. | |
| | (viii) | List the different addressing modes of 8085. | |
| | | Register, Immediate, Direct and Indirect | |
| Q-2 | (A) | Explain how address/data lines AD0-AD7 are de-multiplexed. Draw the logic diagram to | [05] |
| | | generate control signals MEMW', MEMR', IOW' and IOR'. | |
| | | ALE signal is used to demultiplex the lower order address bus (AD0 – AD7). ALE is high | |
| | | Multiplex Add/Data Bus work as Address Bus ALE is low Multiplex Add/Data Bus work as | |
| | | Data Bus(1) | |



| | Opcode | Operand | | M-Cycles | Memory b T-States | Hex Co | ndes | |
|-----------------|---|--|--|--|--|--|----------------------|--------------|
| | INR | Reg. Mem. | 1 | 1 3 | 4 | Reg. | Hex | |
| | | Mem. | 1 | 3 | 10 | В | 04 | 150 |
| | | | | | | C | 0C | |
| | | | | | | D | 14 | |
| | | | | | | E H | 1C 24 | |
| | | | | | | L | 2C | |
| | | | | | | M | 34 | |
| | | | | | | A | 3C | |
| | cation, it | the results are is specified by | e stored in the store the store of the store | designated register same place. It is of HL register is of HL register is made show | If the operand er pair. | is a memor | ry lo- | |
| | | ore and after | | - | | | | |
| 2 | XCHG: | Exchange | e H and L | with D and | E | | | |
| | Opcode | Operand | Bytes | M-Cycles | T-States | Hex Cod | le | |
| | XCHG | None | 1 | 1 | 4 | EB | | |
| | | tents of regist | ter L are exc | er H are exchar hanged with the | nged with the e contents of a | contents of register E. | register | r D, |
| a | and the con Flags No dentify the b | flags are affect oytes from the byte is loaded a Loc | cted. e following | set that will b | e contents of a | register E. | location | 3000 |
| a | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT | flags are affect oytes from the byte is loade a Loc | cted. e following od into accump: SUB A STA 3000 HLT | set that will b | e contents of a be displayed a e. Data(H): 58 | t memory 18, 32, 7A, 8 | location | 3000 |
| а Т (С) А | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte | flags are affectives from the byte is loaded a Local Local States of registrones. Local Local States display on 3 data bytes is | cted. e following ed into accump: SUB A STA 3000 HLT | set that will be nulator at a time OH ory location are n memory location. | e contents of per displayed a e. Data(H): 58 | 87, 00, 00 nwards. Wri | location 7, F2, D | 3000 07 |
| T(C) A | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte An array of 16 8085 to find te | flags are affectives from the byte is loaded a Local Local States of registration and Local States and Local | cted. e following ed into accump: SUB A STA 3000 HLT | set that will be nulator at a time | e contents of per displayed a e. Data(H): 58 | 87, 00, 00 nwards. Wri | location 7, F2, D | 3000 07 |
| T(C) A | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte | flags are affectives from the byte is loaded a Local Local State of the byte is loaded a Local Local State of the maximum to the state of the maximum to the state of the stat | cted. e following ed into accump: SUB A STA 3000 HLT | set that will be nulator at a time OH ory location are n memory location. | e contents of per displayed a e. Data(H): 58 e: 00, 00, 7A, tion 2000H or and store that | 87, 00, 00 nwards. Writt on 3000H. | location 7, F2, D | 3000 07 |
| T C) A 8 | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte An array of 16 8085 to find to MVI A, OOH | flags are affectives from the byte is loaded a Local Local State of the byte is loaded a Local Local State of the maximum to the state of the maximum to the state of the stat | e following d into accumop: SUB A STA 300 HLT | set that will be nulator at a time OH ory location are the given array | e contents of post of the displayed at e. Data(H): 58 e: 00, 00, 7A, tion 2000H or and store that | eregister E. It memory 18, 32, 7A, 8' 87, 00, 00 Inwards. Writt on 3000H. | location 7, F2, D | 1 3000 D7 |
| T C) A 8 | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte An array of 18 8085 to find to MVI A, OOH MVI B, OOH | flags are affectives from the byte is loaded a Local L | e following d into accumop: SUB A STA 300 HLT 8000H memors stored from value from ; NO TO ; AS WE ; | set that will be nulator at a time OH ory location are the given array BE COMPAR WANT TO FIN WOULD COM | e contents of a see displayed a e. Data(H): 58 e. D | 87, 00, 00 nwards. Writt on 3000H. D IN REGISTMUM NUMEDON | location 7, F2, D | 1 3000 D7 |
| TC) A | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte An array of 18085 to find to MVI A, OOH MVI B, OOH | flags are affectives from the byte is loaded a Local Local State of Tegrist and Local State of the maximum of the the maximum of the maximum of the maximum of the maximum of the the maximum of the the maximum of the | e following d into accump: SUB A STA 300 HLT 8000H memors stored from value from ; NO TO ; AS WE ; ; | set that will be nulator at a time OH ory location are the given array BE COMPAR WANT TO FIN WOULD COMITIALIZE C | e contents of a see displayed a see. Data(H): 58 see: 00, 00, 7A, see: 00, 00, 7A, see: 00 see | 87, 00, 00 nwards. Writt on 3000H. D IN REGISTMUM NUMEDON | location 7, F2, D | 1 3000 D7 |
| T C) A 8 | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte An array of 18085 to find to MVI A, OOH MVI B, OOH | flags are affectives from the byte is loaded a Local L | e following d into accump: SUB A STA 300 HLT 8000H memors stored from value from ; NO TO ; AS WE ; ; | set that will be nulator at a time OH ory location are the given array BE COMPAR WANT TO FIN WOULD COM | e contents of a see displayed a see. Data(H): 58 see: 00, 00, 7A, see: 00, 00, 7A, see: 00 see | 87, 00, 00 nwards. Writt on 3000H. D IN REGISTMUM NUMEDON | location 7, F2, D | 1 3000 D7 |
| T(C) A | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte An array of 18 8085 to find to MVI A, OOH MVI B, OOH MVI LXI H | flags are affectives from the byte is loaded a Local Local Control of the best of the byte is loaded a Local Control of the maximum of the maximum of the byte is loaded a Local Control of the byte is loaded a Local Control of the byte is loaded a Local of the byte is loaded a | cted. e following od into accump: SUB A STA 3000 HLT 8000H memors stored from value from ; NO TC ; AS WE ; ; ; | set that will be nulator at a time OH ory location are the given array BE COMPAR WANT TO FIN WOULD COMITIALIZE C | e contents of a see displayed a e. Data(H): 58 e. D | 87, 00, 00 wards. Writt on 3000H. D IN REGISTMUM NUMBOOH LOOP | ite an A | 1 3000 D7 |
| T C) A 8 N | and the con Flags No dentify the bassuming one MVI A, Data MVI b,64H MVI C, C8H JC Loop CMP C JNC Loop STA 3000H HLT The data byte An array of 18 8085 to find to MVI A, OOH MVI B, OOH MVI LXI H | flags are affectives from the byte is loaded a Local L | cted. e following od into accump: SUB A STA 3000 HLT 8000H memors stored from value from ; NO TC ; AS WE ; ; ; | set that will be nulator at a time OH ory location are the given array BE COMPAR WANT TO FIN WOULD COMITIALIZE COMPARAY POINTIALIZE C | e contents of a see displayed a e. Data(H): 58 e. D | 87, 00, 00 wards. Writt on 3000H. D IN REGISTMUM NUMBOOH LOOP | ite an A | 1 3000 D7 |

| | PQR: INX H | ; INCREMENT HL REGISTER PAIR | |
|-----|-----------------------|--|------|
| | DCR C | ; DECREMENT REGISTER C | |
| | JNZ ABC | ; CONDITION USED TO COME OUT OF THE LOOP | |
| | AACV A B | | |
| | MOV A, B STA 3000H | | |
| | 017(000011 | | |
| | HLT | ; HALT THE PROGRAM | |
| | INPUT ARRAY: | OUTPUT ARRAY: | |
| | 2000н: 01н | 3000н: 0Ан | |
| | 2001н: 02н | | |
| | 2002н: 03н | | |
| | 2003н: 04н | | |
| | 2004н: 05н | | |
| | 2005н: 06н | | |
| | 2006н: 07н | | |
| | 2007н: 08н | | |
| | 2008н: 09н | | |
| | 2009н: ОАн | | |
| | | OR | |
| (C) | | from memory location 2000H. Write an assembly language n array on same location without using another array. | [06] |
| | MVI H, 00H | ; Temp. Register | |
| | MVIL, 05H | ; COUNTER | |
| | LXI B, 2000 | ; POINTER TO FORWARD ARRAY | |
| | LXI D, 2009 | ; Pointer to Reverse Array | |
| | ABC: LDAX B | | |
| | MOV H, A | | |
| | LDAX D | LOGIC TO REVERSE THE ARRAY | |
| | STAX B | WITHOUT USING ANOTHER ARRAY | |
| | MOV A, H | | |
| | STAX D | | |
| | | | |
| | INX B | ; INCREMENT FORWARD ARRAY | |
| | DCX D | ; DECREMENT REVERSE ARRAY | |
| | DCR L | ; DECREMENT COUNTER | |
| | JNZ ABC | ; CONDITION TO COME OUT OF THE LOOP | |
| | HLT | ; Halt the program | |
| | INPUT ARRAY: | OUTPUT ARRAY: | |
| | 2000н: 01н | 2000н: ОАн | |
| | 2001H: 02H | 2001H: 09H | |
| | 2002н: 03н | 2002H: 08H | |
| | 2003н: 04н | 2003H: 07H | |
| | 2004H: 05H | 2004h: 06h | |
| | 2005н: 06н | 2005H: 05H | |
| | 2006н: 07н | 2004h: 04h | |
| | 2007н: 08н | 2003H: 03H | |
| | 2008н: 09н | 2002H: 02H | |
| | 2009H: 0AH | 2001H: 01H | |
| | | + - | |

| Q-4 | (A) | Design a memory interfacing circuit to meet following specification: [0 | | | | | |
|-----|------------|--|--|--|--|--|--|
| | | 1. Use 74LS138 decoder. | | | | | |
| | | 2. 2732 (4K X 8) EPROM- address range should begin at 0000H, and additional 4K | | | | | |
| | | memory space should reserve for future expansion. | | | | | |
| | | 3. 6116(2K X 8) CMOS R/W-next to EPROM. | | | | | |
| | | OR | | | | | |
| | (A) | Design and draw the complete circuit for interfacing memories with the 8085 microprocessor | | | | | |
| | | which contains an EPROM (2K x 8) starting from 0000h and a RAM (2K x 8) staring from | | | | | |
| | | 7000h. Use a suitable decoder for selecting the chips. | | | | | |
