Table 2-8. Exception Types (continued)

Exception Type	Vector Number	Priority <sup>a</sup>	Vector Address or Offset <sup>b</sup>	Activation
PendSV	14	programmable <sup>c</sup>	0x0000.0038	Asynchronous
SysTick	15	programmable <sup>c</sup>	0x0000.003C	Asynchronous
Interrupts	16 and above	programmable <sup>d</sup>	0x0000.0040 and above	Asynchronous

a. 0 is the default priority for all the programmable priorities.

Table 2-9. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
0-15	-	0x0000.0000 - 0x0000.003C	Processor exceptions
16	0	0x0000.0040	GPIO Port A
17	1	0x0000.0044	GPIO Port B
18	2	0x0000.0048	GPIO Port C
19	3	0x0000.004C	GPIO Port D
20	4	0x0000.0050	GPIO Port E
21	5	0x0000.0054	UART0
22	6	0x0000.0058	UART1
23	7	0x0000.005C	SSI0
24	8	0x0000.0060	I <sup>2</sup> C0
25	9	0x0000.0064	PWM0 Fault
26	10	0x0000.0068	PWM0 Generator 0
27	11	0x0000.006C	PWM0 Generator 1
28	12	0x0000.0070	PWM0 Generator 2
29	13	0x0000.0074	QEI0
30	14	0x0000.0078	ADC0 Sequence 0
31	15	0x0000.007C	ADC0 Sequence 1
32	16	0x0000.0080	ADC0 Sequence 2
33	17	0x0000.0084	ADC0 Sequence 3
34	18	0x0000.0088	Watchdog Timers 0 and 1
35	19	0x0000.008C	16/32-Bit Timer 0A
36	20	0x0000.0090	16/32-Bit Timer 0B
37	21	0x0000.0094	16/32-Bit Timer 1A
38	22	0x0000.0098	16/32-Bit Timer 1B
39	23	0x0000.009C	16/32-Bit Timer 2A
40	24	0A00.000A0	16/32-Bit Timer 2B
41	25	0x0000.00A4	Analog Comparator 0
42	26	8A00.000x0	Analog Comparator 1
43	27	-	Reserved
44	28	0x0000.00B0	System Control

b. See "Vector Table" on page 106.

c. See SYSPRI1 on page 170.

d. See **PRIn** registers on page 152.

Table 2-9. Interrupts (continued)

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description	
45	29	0x0000.00B4	Flash Memory Control and EEPROM Control	
46	30	0x0000.00B8	GPIO Port F	
47-48	31-32	-	Reserved	
49	33	0x0000.00C4	UART2	
50	34	0x0000.00C8	SSI1	
51	35	0x0000.00CC	16/32-Bit Timer 3A	
52	36	0x0000.00D0	16/32-Bit Timer 3B	
53	37	0x0000.00D4	I <sup>2</sup> C1	
54	38	0x0000.00D8	QEI1	
55	39	0x0000.00DC	CAN0	
56	40	0x0000.00E0	CAN1	
57-58	41-42	-	Reserved	
59	43	0x0000.00EC	Hibernation Module	
60	44	0x0000.00F0	USB	
61	45	0x0000.00F4	PWM Generator 3	
62	46	0x0000.00F8	μDMA Software	
63	47	0x0000.00FC	μDMA Error	
64	48	0x0000.0100	ADC1 Sequence 0	
65	49	0x0000.0104	ADC1 Sequence 1	
66	50	0x0000.0108	ADC1 Sequence 2	
67	51	0x0000.010C	ADC1 Sequence 3	
68-72	52-56	-	Reserved	
73	57	0x0000.0124	SSI2	
74	58	0x0000.0128	SSI3	
75	59	0x0000.012C	UART3	
76	60	0x0000.0130	UART4	
77	61	0x0000.0134	UART5	
78	62	0x0000.0138	UART6	
79	63	0x0000.013C	UART7	
80-83	64-67	0x0000.0140 - 0x0000.014C	Reserved	
84	68	0x0000.0150	I <sup>2</sup> C2	
85	69	0x0000.0154	I <sup>2</sup> C3	
86	70	0x0000.0158	16/32-Bit Timer 4A	
87	71	0x0000.015C	16/32-Bit Timer 4B	
88-107	72-91	0x0000.0160 - 0x0000.01AC	Reserved	
108	92	0x0000.01B0	16/32-Bit Timer 5A	
109	93	0x0000.01B4	16/32-Bit Timer 5B	
110	94	0x0000.01B8	32/64-Bit Timer 0A	
111	95	0x0000.01BC	32/64-Bit Timer 0B	
112	96	0x0000.01C0	32/64-Bit Timer 1A	

Table 2-9. Interrupts (continued)

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Vector Address or Offset	Description
113	97	0x0000.01C4	32/64-Bit Timer 1B
114	98	0x0000.01C8	32/64-Bit Timer 2A
115	99	0x0000.01CC	32/64-Bit Timer 2B
116	100	0x0000.01D0	32/64-Bit Timer 3A
117	101	0x0000.01D4	32/64-Bit Timer 3B
118	102	0x0000.01D8	32/64-Bit Timer 4A
119	103	0x0000.01DC	32/64-Bit Timer 4B
120	104	0x0000.01E0	32/64-Bit Timer 5A
121	105	0x0000.01E4	32/64-Bit Timer 5B
122	106	0x0000.01E8	System Exception (imprecise)
123-149	107-133	-	Reserved
150	134	0x0000.0258	PWM1 Generator 0
151	135	0x0000.025C	PWM1 Generator 1
152	136	0x0000.0260	PWM1 Generator 2
153	137	0x0000.0264	PWM1 Generator 3
154	138	0x0000.0268	PWM1 Fault

## 2.5.3 Exception Handlers

The processor handles exceptions using:

- Interrupt Service Routines (ISRs). Interrupts (IRQx) are the exceptions handled by ISRs.
- Fault Handlers. Hard fault, memory management fault, usage fault, and bus fault are fault exceptions handled by the fault handlers.
- **System Handlers.** NMI, PendSV, SVCall, SysTick, and the fault exceptions are all system exceptions that are handled by system handlers.

## 2.5.4 Vector Table

The vector table contains the reset value of the stack pointer and the start addresses, also called exception vectors, for all exception handlers. The vector table is constructed using the vector address or offset shown in Table 2-8 on page 103. Figure 2-6 on page 107 shows the order of the exception vectors in the vector table. The least-significant bit of each vector must be 1, indicating that the exception handler is Thumb code

Register 4: Interrupt 0-31 Set Enable (EN0), offset 0x100

Register 5: Interrupt 32-63 Set Enable (EN1), offset 0x104

Register 6: Interrupt 64-95 Set Enable (EN2), offset 0x108

Register 7: Interrupt 96-127 Set Enable (EN3), offset 0x10C

Note: This register can only be accessed from privileged mode.

The **ENn** registers enable interrupts and show which interrupts are enabled. Bit 0 of **EN0** corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of **EN1** corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of **EN2** corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of **EN3** corresponds to Interrupt 96; bit 31 corresponds to Interrupt 127. Bit 0 of **EN4** (see page 143) corresponds to Interrupt 128; bit 10 corresponds to Interrupt 138.


See Table 2-9 on page 104 for interrupt assignments.

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.

## Interrupt 0-31 Set Enable (EN0)

Base 0xE000.E000 Offset 0x100

Type RW, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:0	INT	RW	0x0000.0000	Interrupt Enable

Value	Description
0	On a read, indicates the interrupt is disabled.
	On a write, no effect.
1	On a read, indicates the interrupt is enabled.
	On a write, enables the interrupt.

A bit can only be cleared by setting the corresponding  ${\tt INT[n]}$  bit in the DISn register.