

BSP Editor - /home/szuyev/Desktop/DEV/plasmax/sw/hps/spl_bsp/settings.bsp
File
Help
Main
SOPC Information file:
CPU name:
Operating system: Preloader
Version: default
BSP target directory: /home/szuyev/Desktop/DEV/plasmax/sw/hps/spl_bsp
Settings
Common
spl
PRELOADER_TGZ
CROSS_COMPILE
boot
BOOT_FROM_QSPI
BOOT_FROM_SDMMC
BOOT_FROM_RAM
QSPI_NEXT_BOOT_IMAGE
SDMMC_NEXT_BOOT_IMAGE
Advanced
spl
reset_assert
warm_reset_handshake
boot
debug
performance
spl
CROSS_COMPILE:
arm-none-eabi-
PRELOADER_TGZ:
oader/uboot-socfpga.tar.gz
spl.boot
BOOTROM_HANDSHAKE_CFGIO
BOOT_FROM_QSPI
BOOT_FROM_RAM
BOOT_FROM_SDMMC
CHECKSUM_NEXT_IMAGE
EXE_ON_FPGA
FPGA_DATA_BASE:
0xffff0000
FPGA_DATA_MAX_SIZE:
0x10000
Information
Problems
Processing
Searching for BSP components with category: driver_element
Searching for BSP components with category: software_package_element
Added operating system component "spl:1.0".
Loading BSP settings from settings file.
Setting "spl.boot.BOOTROM_HANDSHAKE_CFGIO" set to "1".
Setting "spl.boot.BOOT_FROM_QSPI" set to "0".
Setting "spl.boot.BOOT_FROM_RAM" set to "0".
Setting "spl.boot.BOOT_FROM_SDMMC" set to "1".
Setting "spl.boot.CHECKSUM_NEXT_IMAGE" set to "1".
Setting "spl.boot.EXE_ON_FPGA" set to "0".
Setting "spl.boot.STATE_REG_ENABLE" set to "1".
Setting "spl.boot.WARMRST_SKIP_CFGIO" set to "1".
Setting "spl.boot.WATCHDOG_ENABLE" set to "0".
Setting "spl.debug.DEBUG_MEMORY_WRITE" set to "0".
Setting "spl.debug.HARDWARE_DIAGNOSTIC" set to "0".
Generate
Exit