


Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
☑		**sysid_qsys_0**	System ID Peripheral Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0000	0x0000_0007			
☑		**clk_0**	Clock Source							
		clk_in	Clock Input	**clk**	***exported***					
		clk_in_reset	Reset Input	Double-click to export						
		clk	Clock Output	Double-click to export	clk_0					
		clk_reset	Reset Output	Double-click to export						
☑		**sys_sdram_pll_0**	System and SDRAM Clocks for DE-seri...							
		ref_clk	Clock Input	Double-click to export	**clk_0**					
		ref_reset	Reset Input	Double-click to export						
		sys_clk	Clock Output	Double-click to export	sys_sdram_...					
		sdram_clk	Clock Output	**sys_sdram_pll_0_sdra...**	sys_sdram_...					
		reset_source	Reset Output	Double-click to export						
☑		**hps_0**	Arria V/Cyclone V Hard Processor System							
		memory	Conduit	**hps_0_ddr**						
		hps_io	Conduit	**hps_io_0**						
		h2f_reset	Reset Output	Double-click to export						
		h2f_axi_clock	Clock Input	Double-click to export	**sys_sdram...**					
		h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_clo...					
		f2h_axi_clock	Clock Input	Double-click to export	**sys_sdram...**					
		f2h_axi_slave	AXI Slave	Double-click to export	[f2h_axi_clo...					
		h2f_lw_axi_clock	Clock Input	Double-click to export	**sys_sdram...**					
		h2f_lw_axi_master	AXI Master	Double-click to export	[h2f_lw_axi...					
		f2h_irq0	Interrupt Receiver	Double-click to export		IRQ 0	IRQ 31			
		f2h_irq1	Interrupt Receiver	Double-click to export		IRQ 0	IRQ 31			
☐		hps_to_plasma_dma	DMA Controller Intel FPGA IP		*unconnected*					
☑		**plasma_soc_0**	Plasma SoC							
		reset_sink	Reset Input	Double-click to export	[clock_sink]					
		clock_sink	Clock Input	Double-click to export	**sys_sdram...**					
		leds	Conduit	**plasma_soc_0_leds**	[clock_sink]					
		sd_card	Conduit	**plasma_soc_0_sd_card**	[clock_sink]					
		switches	Conduit	**plasma_soc_0_switches**	[clock_sink]					
		uart	Conduit	**plasma_soc_0_uart**	[clock_sink]					
		avalon_slave_0	Avalon Memory Mapped Slave	Double-click to export	[clock_sink]	0x0000_0000	0x1fff_ffff			
		avalon_master_0	Avalon Memory Mapped Master	Double-click to export	[clock_sink]					
☑		**sdram_controller_0**	SDRAM Controller Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0000	0x03ff_ffff			
		wire	Conduit	**sdram_controller_0_wire**						
☑		**hex_0**	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0070	0x0400_007f			
		external_connection	Conduit	**hex_0_external_connec...**						
☑		**hex_1**	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0060	0x0400_006f			
		external_connection	Conduit	**hex_1_external_connec...**						
☑		**hex_2**	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0050	0x0400_005f			
		external_connection	Conduit	**hex_2_external_connec...**						
☑		**hex_3**	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0040	0x0400_004f			
		external_connection	Conduit	**hex_3_external_connec...**						
☑		**hex_4**	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0030	0x0400_003f			
		external_connection	Conduit	**hex_4_external_connec...**						
☑		**hex_5**	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0020	0x0400_002f			
		external_connection	Conduit	**hex_5_external_connec...**						
☑		**switches**	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0010	0x0400_001f			
		external_connection	Conduit	**switches_external_conn...**						
		irq	Interrupt Sender	Double-click to export	[clk]			0		
☑		**keys**	PIO (Parallel I/O) Intel FPGA IP							
		clk	Clock Input	Double-click to export	**sys_sdram...**					
		reset	Reset Input	Double-click to export	[clk]					
		s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0000	0x0400_000f			
		external_connection	Conduit	**keys_external_connecti...**						
		irq	Interrupt Sender	Double-click to export	[clk]			1		