AXI Bridges

FPGA-to-HPS interface width: 128-bit

HPS-to-FPGA interface width: 128-bit

Lightweight HPS-to-FPGA interface width: 32-bit

FPGA-to-HPS SDRAM Interface

Click the '+' and '-' buttons to add and remove FPGA-to-HPS SDRAM ports.

Name	Type	Width

+ -

Resets

- [ ] Enable HPS-to-FPGA cold reset output
- [ ] Enable HPS warm reset handshake signals
- [ ] Enable FPGA-to-HPS debug reset request
- [ ] Enable FPGA-to-HPS warm reset request
- [ ] Enable FPGA-to-HPS cold reset request

DMA Peripheral Request

Peripheral Request ID	Enabled
0	No
1	No
2	No
3	No
4	No
5	No

Interrupts

- [x] Enable FPGA-to-HPS Interrupts