## Board Skews

PCB traces can have skews between them that can cause timing margins to be reduced. Furthermore skews between different ranks can further reduce the timing margin in multi-rank topologies.

Restore default values

| | | |
|---|---|---|
| Maximum CK delay to DIMM/device: | 0.03 | ns |
| Maximum DQS delay to DIMM/device: | 0.02 | ns |
| Minimum delay difference between CK and DQS: | 0.06 | ns |
| Maximum delay difference between CK and DQS: | 0.12 | ns |
| Maximum skew within DQS group: | 0.01 | ns |
| Maximum skew between DQS groups: | 0.06 | ns |
| Average delay difference between DQ and DQS: | 0.05 | ns |
| Maximum skew within address and command bus: | 0.02 | ns |
| Average delay difference between address and command and CK: | 0.01 | ns |