FPGA Interfaces | Peripheral Pins | HPS Clocks | SDRAM

SDRAM Protocol: DDR3

PHY Settings | Memory Parameters | Memory Timing | Board Settings

Apply memory parameters from the manufacturer data sheet
Apply device presets from the preset list on the right.

| | |
|---|---|
| Memory vendor: | Other |
| Memory format: | Discrete Device |
| Memory device speed grade: | 800.0 MHz |
| Total interface width: | 32 |
| Number of DQS groups: | 4 |
| Number of chip select/depth expansion: | 1 |
| Number of clocks: | 1 |
| Row address width: | 15 |
| Column address width: | 10 |
| Bank-address width: | 3 |

- [x] Enable DM pins
- [x] DQS# Enable

**Memory Initialization Options**

| | |
|---|---|
| Mirror Addressing: 1 per chip select: | 0 |
| Address and command parity | |
| Burst Length: | Burst chop 4 or 8 (on the fly) |
| Read Burst Type: | Sequential |
| DLL precharge power down: | DLL off |
| Memory CAS latency setting: | 11 |
| Output drive strength setting: | RZQ/7 |
| ODT Rtt nominal value: | RZQ/4 |
| Auto selfrefresh method: | Manual |
| Selfrefresh temperature: | Normal |
| Memory write CAS latency setting: | 8 |
| Dynamic ODT (Rtt_WR) value: | RZQ/4 |