FPGA Interfaces | Peripheral Pins | HPS Clocks | SDRAM

SDRAM Protocol: DDR3

PHY Settings | Memory Parameters | Memory Timing | Board Settings

Apply timing parameters from the manufacturer data sheet
Apply device presets from the preset list on the right.

tIS (base):	180	ps
tIH (base):	140	ps
tDS (base):	30	ps
tDH (base):	65	ps
tDQSQ:	125	ps
tQH:	0.38	cycles
tDQSCK:	255	ps
tDQSS:	0.25	cycles
tQSH:	0.4	cycles
tDSH:	0.2	cycles
tDSS:	0.2	cycles
tINIT:	500	us
tMRD (tMRW):	4	cycles
tRAS:	35.0	ns
tRCD:	13.75	ns
tRP:	13.75	ns
tREFI (tREFIab):	7.8	us
tRFC (tRFCab):	260.0	ns
tWR:	15.0	ns
tWTR:	4	cycles
tFAW:	30.0	ns
tRRD:	7.5	ns
tRTP:	7.5	ns