FPGA Interfaces | Peripheral Pins | HPS Clocks | SDRAM

SDRAM Protocol: DDR3

PHY Settings | Memory Parameters | Memory Timing | Board Settings

Clocks

Memory clock frequency: 400.0 MHz

☐ Use specified frequency instead of calculated frequency

Achieved memory clock frequency: 400.0 MHz

PLL reference clock frequency: 50.0 MHz

Advanced PHY Settings

Supply Voltage: 1.5V DDR3

I/O standard: SSTL-15