Component Editor - plasma_soc_hw.tcl*

File Templates Beta View

Component Type | Block Symbol | Files | Parameters | Signals & Interfaces

About Files

Synthesis Files

These files describe this component's implementation, and will be created when a Quartus synthesis model is generated.

The parameters and signals found in the top-level module will be used for this component's parameters and signals.

Output Path	Source File	Type	Attributes
mlite_pack.vhd	//vmware-host/Shared Folders/Docu...	**VHDL**	*no attributes*
alu.vhd	//vmware-host/Shared Folders/Docu...	**VHDL**	*no attributes*
bus_mux.vhd	//vmware-host/Shared Folders/Docu...	**VHDL**	*no attributes*
control.vhd	//vmware-host/Shared Folders/Docu...	**VHDL**	*no attributes*
mem_ctrl.vhd	//vmware-host/Shared Folders/Docu...	**VHDL**	*no attributes*

Add File... | Remove File | Analyze Synthesis Files | Create Synthesis File from Signals

Top-level Module: (Analyze files to select module)

Verilog Simulation Files

These files will be produced when a Verilog simulation model is generated.

Output Path	Source File	Type	Attributes
(No files)			

Add File... | Remove File | Copy from Synthesis Files

VHDL Simulation Files

These files will be produced when a VHDL simulation model is generated.

Output Path	Source File	Type	Attributes
(No files)			

Add File... | Remove File | Copy from Synthesis Files

Messages

Info: No errors or warnings.

Help | Prev | Next | Finish...