
Generate Completed
All
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider rev
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "plasma_de1_soc_inst" instantiated altera_hps "hps_0"
Error: plasma_soc_0: plasma_soc does not support generation for Verilog Simulation. Gene
Error: Generation stopped, 5 or more modules remaining
Info: plasma_de1_soc_tb: Done "plasma_de1_soc_tb" with 14 modules, 10 files
Error: qsys-generate failed with exit code 1: 2 Errors, 6 Warnings
Error: There were errors creating the testbench system.
Info: Finished: Create testbench Platform Designer system
Generate: completed with errors and warnings.
Stop
Close