Platform Designer - de1_soc.qsys (\\vmware-host\Shared Folders\Documents\DEV\plasmax\proj\quartus\de1_soc.qsys)

File Edit System Generate View Tools Help

IP Catalog

pll

Project
New Component...
Library
Basic Functions
Clocks; PLLs and Resets
PLL
ALTPLL Intel FPGA IP
ALTPLL RECONFIG Intel FPGA IP
IOPLL Intel FPGA IP
IOPLL Reconfig Intel FPGA IP
PLL Intel FPGA IP
PLL Reconfig Intel FPGA IP
Interface Protocols
Transceiver PLL
fPLL Intel Arria 10 FPGA IP
Transceiver ATX PLL Intel Arria 10 FPGA IP
Transceiver CMU PLL Intel Arria 10 FPGA IP
University Program
Clock
Audio Clock for DE-series Boards
System and SDRAM Clocks for DE-series Boards
Video Clocks for DE-series Boards

New... Edit... Add...

Hierarchy Device Family

eosc1
eosc2
f2s_periph_ref_clk
f2s_sdram_ref_clk
fpga_interfaces
fpgamgr
gmac0
gmac1
gpio0
gpio1
gpio2
hps_io
i2c0
i2c1
i2c2
i2c3
l3regs
nand0
qspi
rstmgr
scu
sdmmc
sdrctl
spim0
spim1
sysmgr
timer
timer0
timer1
timer2
timer3
uart0
uart1
usb0
usb1
wd_timer0
wd_timer1
Connections
keys
clk
external_connection
irq
reset
s1
plasma_soc_0
avalon_master_0
avalon_slave_0
clock_sink
leds
reset_sink
sd_card
switches
uart
pll_0
outclk0
outclk1

System Contents Address Map Interconnect Requirements

System: de1_soc Path: pll_0.outclk1

Use	Connections	Name	Description	Export	Clock	Base	End
☑		**sysid_qsys_0**	System ID Peripheral Intel FPGA IP				
	→	clk	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	reset	Reset Input	Double-click to export	[clk]		
	→	control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0000	0x0000_0007
☑		**clk_0**	Clock Source				
	←	clk_in	Clock Input	**clk**	***exported***		
	→	clk_in_reset	Reset Input	Double-click to export			
	←	clk	Clock Output	Double-click to export	clk_0		
	→	clk_reset	Reset Output	Double-click to export			
☑		**pll_0**	PLL Intel FPGA IP				
	→	refclk	Clock Input	Double-click to export	**clk_0**		
	→	reset	Reset Input	Double-click to export			
	←	outclk0	Clock Output	Double-click to export	pll_0_outclk0		
	←	outclk1	Clock Output	**sys_sdram_pll_0_sdra...**	pll_0_outclk1		
☑		**hps_0**	Arria V/Cyclone V Hard Processor System				
	←	memory	Conduit	**hps_0_ddr**			
	←	hps_io	Conduit	**hps_io_0**			
	→	h2f_reset	Reset Output	Double-click to export			
	→	h2f_axi_clock	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	h2f_axi_master	AXI Master	Double-click to export	[h2f_axi_clo...		
	→	f2h_axi_clock	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	f2h_axi_slave	AXI Slave	Double-click to export	[f2h_axi_clo...		
	→	h2f_lw_axi_clock	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	h2f_lw_axi_master	AXI Master	Double-click to export	[h2f_lw_axi...		
	←	f2h_irq0	Interrupt Receiver	Double-click to export		IRQ 0	]
	←	f2h_irq1	Interrupt Receiver	Double-click to export		IRQ 0	]
☐		hps_to_plasma_dma	DMA Controller Intel FPGA IP				
	→	clk	Clock Input	Double-click to export	unconnected		
	→	reset	Reset Input	Double-click to export	[clk]		
	→	control_port_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]		
	→	irq	Interrupt Sender	Double-click to export	[clk]		
	→	read_master	Avalon Memory Mapped Master	Double-click to export	[clk]		
	→	write_master	Avalon Memory Mapped Master	Double-click to export	[clk]		
☑		**plasma_soc_0**	Plasma SoC				
	→	reset_sink	Reset Input	Double-click to export	[clock_sink]		
	→	clock_sink	Clock Input	Double-click to export	**pll_0_outcl...**		
	←	leds	Conduit	**plasma_soc_0_leds**	[clock_sink]		
	←	sd_card	Conduit	**plasma_soc_0_sd_card**	[clock_sink]		
	←	switches	Conduit	**plasma_soc_0_switches**	[clock_sink]		
	←	uart	Conduit	**plasma_soc_0_uart**	[clock_sink]		
	→	avalon_slave_0	Avalon Memory Mapped Slave	Double-click to export	[clock_sink]	0x0000_0000	0x1fff_ffff
	←	avalon_master_0	Avalon Memory Mapped Master	Double-click to export	[clock_sink]		
☑		**sdram_controller_0**	SDRAM Controller Intel FPGA IP				
	→	clk	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	reset	Reset Input	Double-click to export	[clk]		
	→	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0000_0000	0x03ff_ffff
	←	wire	Conduit	**sdram_controller_0_wire**			
☑		**hex_0**	PIO (Parallel I/O) Intel FPGA IP				
	→	clk	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	reset	Reset Input	Double-click to export	[clk]		
	→	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0070	0x0400_007f
	←	external_connection	Conduit	**hex_0_external_connec...**			
☑		**hex_1**	PIO (Parallel I/O) Intel FPGA IP				
	→	clk	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	reset	Reset Input	Double-click to export	[clk]		
	→	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0060	0x0400_006f
	←	external_connection	Conduit	**hex_1_external_connec...**			
☑		**hex_2**	PIO (Parallel I/O) Intel FPGA IP				
	→	clk	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	reset	Reset Input	Double-click to export	[clk]		
	→	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0050	0x0400_005f
	←	external_connection	Conduit	**hex_2_external_connec...**			
☑		**hex_3**	PIO (Parallel I/O) Intel FPGA IP				
	→	clk	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	reset	Reset Input	Double-click to export	[clk]		
	→	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0040	0x0400_004f
	←	external_connection	Conduit	**hex_3_external_connec...**			
☑		**hex_4**	PIO (Parallel I/O) Intel FPGA IP				
	→	clk	Clock Input	Double-click to export	**pll_0_outcl...**		
	→	reset	Reset Input	Double-click to export	[clk]		
	→	s1	Avalon Memory Mapped Slave	Double-click to export	[clk]	0x0400_0030	0x0400_003f

Current filter:

Parameters Details

System: de1_soc Path: pll_0.outclk1

Clock Output
clock_source
Details

Parameters
Associated direct clock:
Clock rate: 50000000
Clock rate known

Messages

h	Message
rnings	
_soc.hps_0	**"Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz)** requested 100.0 MHz, but only achieved 97.368421 MHz
_soc.hps_0	**"QSPI clock frequency" (desired_qspi_clk_mhz)** requested 400.0 MHz, but only achieved 370.0 MHz
_soc.hps_0	1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
o Messages	
_soc.hps_0	HPS Main PLL counter settings: n = 0 m = 73
_soc.hps_0	HPS peripherial PLL counter settings: n = 0 m = 39
_soc.keys	PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
_soc.sdram_controller_0	SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
_soc.switches	PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
_soc.sysid_qsys_0	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
_soc.sysid_qsys_0	Time stamp will be automatically updated when this component is generated.
_soc.pll_0	The legal reference clock frequency is 5.0 MHz..800.0 MHz
_soc.pll_0	Able to implement PLL with user settings

0 Errors, 3 Warnings

Generate HDL... Finish