SDRAM Controller Intel FPGA IP - sdram_controller_0


SDRAM Controller Intel FPGA IP

altera_avalon_new_sdram_controller

Documentation

Block Diagram

Show signals



Memory Profile | Timing

Data Width

Bits: 16

Architecture

Chip select: 1

Banks: 4

Address Width

Row: 13

Column: 10

Generic Memory model (simulation only)

☑ Include a functional memory model in the system testbench

Memory Size = 64 MBytes
33554432 x 16
512 MBits

Presets for sdram_controller_0

Project
- Click **New...** to create a preset.

Library
- Four SDR100 8MByte x16 chips
- Micron MT8LSDT1664HG module
- single Alliance AS4LC1M16S1 10 chip
- single Alliance AS4LC2M8S0 10 chip
- single Micron MT48LC2M32B2 7 chip
- single Micron MT48LC4M32B2 7 chip
- single NEC D4564163 A80 chip 64Mb x 16

Apply | Update... | Delete | New...

Info: **sdram_controller_0**: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.

Cancel | Finish