Course Activities - Semiconductor Device and Process Integration Masterclass

Course code: C605

Aligned deck: Trainer Slides v1.0

Each activity has its own self-contained folder with a procedure, scenario, worksheet, evidence checklist and same-folder printable PDFs.

1. Device Physics Evidence Map - 35 minutes - concepts 11-97 - overview slide 416
2. Process Module Architecture - 40 minutes - concepts 112-241 - overview slide 417
3. CMOS Manufacturing Flow and Control Gates - 50 minutes - concepts 242-280 - overview slide 418
4. Lithography-Etch Interaction Case - 45 minutes - concepts 131-202 - overview slide 419
5. Doping and Thermal-Budget Interaction - 45 minutes - concepts 203-221 - overview slide 420
6. Yield and Performance Metric Verification - 55 minutes - concepts 298-355 - overview slide 421
7. Reliability Failure Analysis - 45 minutes - concepts 356-366 - overview slide 422
8. Follow-Up Action and Integration Review - 60 minutes - concepts 400-415 - overview slide 423