Acceptance Checklist

Course: Semiconductor Process Fundamentals Masterclass

 Course code: C716
 Package: v1.0 | 1 October 2026
 Activity: 1 - Build a CMOS Process Module Map
 Alignment: LO1
 Duration: 45 minutes

Output Quality

[ ] The map contains all seven key process modules and distinguishes FEOL from BEOL.

[ ] At least eight process hand-offs have a measurable characteristic.

[ ] At least three control/feedback loops and two cross-module interactions are justified.

[ ] Every claim is linked to a slide, workbook result, measurement or activity observation.

[ ] Control limits and specification limits are not used interchangeably.

[ ] The final decision includes an accountable follow-up action.

[ ] File names use the required A01- prefix.

Peer Review

Reviewer: _____

One strength:

One correction needed:

Learner confirmation after correction: _____