Learner Worksheet

Course: Semiconductor Process Fundamentals Masterclass

 Course code: C716
 Package: v1.0 | 1 October 2026
 Activity: 1 - Build a CMOS Process Module Map
 Alignment: LO1
 Duration: 45 minutes

Scenario Restatement

In your own words, describe the process-integration decision that this activity requires.

Response:

Process and Evidence Table

Stage / issue	Intended function	Input or risk	Measurement / evidence	Decision or follow-up
1				
2				
3				
4				
5				

Analysis Questions

Question 1

Which module has the greatest ability to propagate a hidden defect downstream, and why?

Response:

Question 2

What evidence would allow the integration owner to release the lot to the next module?

Response:

Decision

Select one: Release / Conditional Release / Hold / Scrap / Proceed / Defer

Evidence-based rationale:

Next action, owner and due date: