

Course Activities

Mastering Semiconductor Key Modules for Enhanced CMOS Process Integration and Device Performance |
TGS-2024051248 | v9.0

Activity 1: Build a CMOS Process Module Map

Folder: activity-01-process-module-map | LO1 | K1, A1, A2 | 45 minutes

Activity 2: Diagnose a Pattern-Transfer Process Window

Folder: activity-02-pattern-transfer-window | LO1 | K1, A2 | 60 minutes

Activity 3: Balance Implantation and Thermal Budget

Folder: activity-03-implant-thermal-budget | LO1 | K1, A2, A3 | 60 minutes

Activity 4: Integrate Film Deposition and CMP

Folder: activity-04-film-cmp-integration | LO1 | K1, A2, A4 | 60 minutes

Activity 5: Review an STI Integration Flow

Folder: activity-05-sti-integration-review | LO2 | A1, A2, A4 | 75 minutes

Activity 6: Analyse Yield and Process Capability

Folder: activity-06-yield-capability-analysis | LO2 | K2, A3, A4 | 75 minutes

Activity 7: Respond to an SPC CD Excursion

Folder: activity-07-spc-cd-excursion | LO2 | K2, A3, A4, A5 | 90 minutes

Activity 8: Run a Future-Technology Integration Gate

Folder: activity-08-technology-integration-gate | LO2 | K1, K2, A2, A3, A4, A5 | 60 minutes