

Acceptance Checklist

Course: Mastering Semiconductor Key Modules for Enhanced CMOS Process Integration and Device Performance
Course code: TGS-2024051248
Package: v9.0 | 20 August 2026
Activity: 2 - Diagnose a Pattern-Transfer Process Window
Alignment: LO1 | K1, A2
Duration: 60 minutes

Output Quality

- ☐ Every defect is linked to a plausible lithography/etch mechanism.
- ☐ The dominant CD-shift stage is supported by before/after evidence.
- ☐ Corrective levers include predicted benefit, risk and verification measurement.
- ☐ Every claim is linked to a slide, workbook result, measurement or activity observation.
- ☐ Control limits and specification limits are not used interchangeably.
- ☐ The final decision includes an accountable follow-up action.
- ☐ File names use the required A02- prefix.

Peer Review

Reviewer: _____

One strength:

One correction needed:

Learner confirmation after correction: _____