

Acceptance Checklist

Course: Mastering Semiconductor Key Modules for Enhanced CMOS Process Integration and Device Performance
Course code: TGS-2024051248
Package: v9.0 | 20 August 2026
Activity: 4 - Integrate Film Deposition and CMP
Alignment: LO1 | K1, A2, A4
Duration: 60 minutes

Output Quality

- ☐ The layer stack and each module's function are correctly labelled.
- ☐ The analysis distinguishes deposition/fill causes from polishing causes.
- ☐ The release rule uses both physical and electrical evidence.
- ☐ Every claim is linked to a slide, workbook result, measurement or activity observation.
- ☐ Control limits and specification limits are not used interchangeably.
- ☐ The final decision includes an accountable follow-up action.
- ☐ File names use the required A04- prefix.

Peer Review

Reviewer: _____

One strength:

One correction needed:

Learner confirmation after correction: _____