

Acceptance Checklist

Course: Mastering Semiconductor Key Modules for Enhanced CMOS Process Integration and Device Performance
Course code: TGS-2024051248
Package: v9.0 | 20 August 2026
Activity: 6 - Analyse Yield and Process Capability
Alignment: LO2 | K2, A3, A4
Duration: 75 minutes

Output Quality

- ☐ Workbook formulas remain intact and show no Excel errors.
- ☐ The learner distinguishes Cp from Cpk and links both to process evidence.
- ☐ The decision includes containment, corrective action and verification.
- ☐ Every claim is linked to a slide, workbook result, measurement or activity observation.
- ☐ Control limits and specification limits are not used interchangeably.
- ☐ The final decision includes an accountable follow-up action.
- ☐ File names use the required A06- prefix.

Peer Review

Reviewer: _____

One strength:

One correction needed:

Learner confirmation after correction: _____